


INTRODUCTION TO PROGRAMMING

the

C. J. Karyman

PDP-11





The reproduction in part or whole is strictly prohibited. For copy information contact the Digital Educational Services Department in Maynard, Massachusetts 01754.

C. J. Karyman

,

INTRODUCTION TO PROGRAMMING

the

PDP-11

Donald S. Lawrence, Jr.

3

8

DIGITAL EQUIPMENT CORPORATION

Copyright © 1974 by Digital Equipment Corporation Printed in the U.S.A.

· · ·

.

6

ø

ŧ,

.

.

.

Preliminary Printing, May, 1973

(Chapters I-III)

### NOTE

This handbook is for information purposes and is subject to change without notice

Associated Documents:

- PDP-11 Processor Handbook
- PDP-11 Peripherals and Interfacing Handbook

PDP-11 Paper Tape Software Programming Handbook

Trademarks of Digital Equipment Corporation include:

DEC	PDP-11
DECtape	RSTS-11
DIGITAL (logo)	RSX-11
COMTEX-11	UNIBUS

•

. . . . . **.** 

#### PREFACE

The primary purpose of this book is to serve as an introduction to the PDP-11 family of computers, although it will meet the needs of a general readership as well. It assumes little or no previous computer experience on the parce of the reader, and thus contains introductory information of a general nature and discussion of fundamental concepts in addition to supplying material pertinent to the PDP-11.

It is intended to provide an understanding of computers in general and the PDP-11 family in particular, and to serve as a prelude to more advanced documentation.

> Donald S. Lawrence, Jr. May, 1973

> > ċ

## TABLE OF CONTENTS

Ch <b>apte</b> i	R	PAGE
I.	INTRODUCTION TO COMPUTERS	1-1
	1.1 PERSPECTIVE	1-1
	1.2 DEFINITION	1-2
	1.3 CLASSIFICATION	1-6
	1.4 APPLICATION	1-8
II.	NUMBERS AND OTHER STUFF	2-1
	2.1 INTRODUCTION	2-1
	2.2 NUMBER SYSTEMS	2-2
	2.2.1 Basic Principles 2.2.2 Decimal Number System 2.2.3 Binary Number System 2.2.4 Octal Number System	
	2.3 CONVERSIONS	2-23
	2.3.1 Introduction 2.3.2 Decimal to Binary 2.3.3 Binary to Decimal 2.3.4 Decimal to Octal 2.3.5 Octal to Decimal 2.3.6 Binary to Octal 2.3.7 Octal to Binary	
	2.4 ARITHMETIC OPERATIONS	2-35
	2.4.1 Introduction 2.4.2 Addition 2.4.3 Direct Subtraction 2.4.4 Complementary Addition	
	2.5 LOGIC OPERATIONS	2-55
	2.5.1 Introduction 2.5.2 AND 2.5.3 Inclusive OR 2.5.4 Exclusive OR	

2.6 EXERCISES

2-63

q

\$

(And the second

•

•

-----

9

Ţ

(

9

,

III.	THE PDP-11	3-1
	3.1 SYSTEM ORGANIZATION	3-1
	3.1.1 Introduction 3.1.2 The UNIBUS 3.1.3 Memory 3.1.4 Central Processor 3.1.5 Input-Output Devices	
	3.2 ADDRESSING MODES	3-19
	3.2.1 Introduction 3.2.2 General Register Addressing Modes 3.2.3 Program Counter Addressing Modes 3.2.4 Exercises	
	3.3 INSTRUCTION SET	3-49
	3.4 SYSTEM OPERATION (FORTHCOMING)	
IV.	FUNDAMENTALS OF PROGRAMMING	
	4.1 THE PROGRAM	
	4.2 LANGUAGES	

4.3 CONCEPTS AND TECHNIQUES

4.4 EXAMPLES

# 

## station and the

# 

# 

,

#### Chapter 1

#### INTRODUCTION TO COMPUTERS

#### 1.1 PERSPECTIVE

8

The transition from man's first desire to count and measure to your PDP-ll computer is indeed a great one, and the reader is heartily encouraged to pursue the fascinating topic of computer history. For the purpose of this text, it is sufficient to say that the development and continuing evolution of the computer has brought about a dramatic change in our lives and promises even greater change in the years to come.

During the last twenty years especially, there has been an explosive proliferation of computing machines designed to meet a vast range of applications. Perhaps of even more importance than the ever-improving developmental technology is the unceasing discovery of new ways in which we may use computers. In fact, it would seem that we have reached the point where the machine capability and the task are present, and it is only our lack of applicational insight that limits us.

#### 1.2 DEFINITION

The majority of everyday users, as well as the novice, view the computer as a "black box." That is to say, they know what is done (the performance characteristics) but not how it is done (the components and/or means of operation). Though this knowledge is superficial, it is often sufficient; rarely is anyone required to fully comprehend all the details of any computer system. It is in fact customary for the individual to accept a "black box" description of a computer or computer function at some level, and then deepen his understanding when motivated by desire or necessity. As indicated in the preface, this text assumes that you presently regard the computer itself as a "black box," and will attempt to bring you beyond that level.

The computer may be defined as <u>a machine</u>, <u>devised and used</u> by man because (like other machines) it can perform certain tasks better than man himself.

Technically, it is an electronic device capable of accepting information, applying prescribed processes to that information, and supplying the results of those processes. Very basically then, the computer can:

(1) accept INPUT (information to be processed)

(2) PROCESS the information (manipulate it in a prescribed way)

(3) produce OUTPUT (the results)

Based on this definition, we may represent the computer by means of the following block diagram (Figure 1-1):




Figure 1-1 Simplified Computer Block Diagram

At this point, our definition and diagram might well encompass other devices, such as the electric adding machine and desk calculator. To differentiate, we will note that the computer posseses two additional (and distinctive) characteristics:

(1) It is capable of manipulating a variety of symbols, and is not restricted to numbers only. It processes data.

(2) It processes automatically, with only initial human intervention required. The sequence of operations to be performed (called the program) is first stored in the computer.

A deeper observation of computer operation will help illustrate these aspects of your Programmed Data Processor. Let us approach this more detailed representation by using you as an example. You are given the verbal directive, "Mentally add the numbers fifty-four, eighty-seven, and thirteen." After an individually dependent computational pause, you orally respond, "The sum is one hundred and fifty-four."




Figure 1-2 Analogous Computer Block Diagram

What has happened? Your aural and vocal anatomy has served as the means of INPUT and OUTPUT respectively; your brain has been used to PROCESS the information. For the present, the terms INPUT and OUTPUT sufficiently describe the operations performed, but the term PROCESS appears to be somewhat obscure. Let us examine what has taken place here a little more closely.

(1) You remembered the values given and called upon skills previously learned and retained - therefore, MEMORY was required

(2) The operations were ordered, with the values being manipulated in a prescibed manner - thus, some element of CONTROL was present

(3) A mathematical calculation was performed - hence, an ARITHMETIC function was involved

We may directly associate these features with units in the basic computer block diagram (Figure 1-3) to complete this general definition.

Ý.




Figure 1-3 Basic Computer Block Diagram

<u>INPUT UNIT</u> - Under the direction of the CONTROL UNIT, it supplies the computer with all the information needed to accomplish a given task; the values to be operated upon (data) and the operations to be performed upon those values (program)

<u>MEMORY UNIT</u> - Contains information for the CONTROL UNIT (program) and the ARITHMETIC UNIT (data); holds intermediate and final results <u>CONTROL UNIT</u> - Directs the entire process by specifying to the ARITHMETIC UNIT what operations are to be performed, in which order they are to be performed, and where to get/put the data involved

ARITHMETIC UNIT - Under the direction of the CONTROL UNIT, it performs the actual operations; the "working area"

<u>OUTPUT UNIT</u> - Under the direction of the CONTROL UNIT, it records the results of computer operations

#### 1.3 CLASSIFICATION

As specified by the characteristics in Table 1-1, every computer may be basically categorized as either ANALOG or DIGITAL (there are <u>hybrid</u> computers that have both analog and digital properties). We have been discussing (and will continue to discuss) only the <u>digital</u> computer, for your PDP-11 belongs to that class. This comparison is made for reasons of completeness and further definition.

Table 1-1 Comparison of Analog and Digital Computers

ANALOG	DIGITAL
(1) Variable electrical or mechanical quantities used to represent data	(1) Discrete numerical values used to represent data
(2) Varying and continuous level of input yields varying and continuous level of output	
(3) Calculates by means of a measuring process	(3) Calculates by means of a counting process
(4) Example: speedometer	(4) Example: odometer

We may also categorize computers according to their design capability as being either SPECIAL PURPOSE or GENERAL PURPOSE, terms that are very self-explanatory. The special purpose machine is constructed to perform one task, or a closely related group of tasks. The single sequence of operations it is to perform (its program) is "built in." If ever a program change becomes necessary, a hardware modification (physical restructuring) is required. Conversely, the general purpose machine is designed to be capable of performing many varied tasks. The many possible operation sequences (programs) are kept in the memory unit of the general purpose computer, and for this reason it is sometimes game ferred to as a stored program machine. To perform a given task, the user simply calls upon the appropriate program. The change from one task to another is accomplished by selecting another program already in the memory or entering it by means of the input unit.

It should be apparent that previous discussion has been of the <u>general purpose</u> computer, and we will continue to confine ourselves to this type. Your PDP-11 is classed as both <u>digital</u> and <u>general purpose</u>.

Now that you have a basic understanding of what the computer is, let us generally discuss why and in what manner it is used.

Ω.

#### 1.4 APPLICATION

If given unlimited time to complete a task, factors such as volume of data, complexity of calculation, and degree of accuracy become immaterial. For example, you alone could certainly process the payroll of a large corporation or perform all the calculations necessary to launch a missile. The chance of you accurately doing either in a matter of hours or minutes, however, is rather remote. It is then speed of operation which is the ultimate consideration in both cases. This element of <u>speed</u>, coupled with accuracy and reliability, is the underlying advantage of the computer; it is the major reason for its existence and use.

ġ.

We have said that the computer is used because it performs certain tasks "better" than man. The interpretation of this term is dependent upon the task, and may imply any combination of the following features: speed, accuracy, precision, reliability, economy, efficiency, feasibility. Where then is the computer to be used? Wherever its attributes enable the task to be done "better."

To list the wide and ever-expanding range of specific applications would be an arduous chore (surely requiring the use of a computer!). If, by way of example, the results of a PDP-11 applicational survey were immediately available to be given here, the variety of response would easily fill the remainder of the book. And this would be for only one computer model of one corporation! Keeping this in mind, we may denote four general areas of applica-

tion:

<u>Business</u> - Computers used in business applications are usually involved with record keeping; automating the many tedious, repetitious tasks associated with classifying, processing, and maintaining information of all kinds. As a rule, the business computer is required to perform only a few simple calculations, but it must be capable of handling a great volume of data.

Þ

<u>Scientific</u> - In the scientific application, the computer is primarily used for problem solving; the repeated evaluation of expressions with different values. It has made practical the extrapolation of immensely complex algorithms. In contrast to the business computer, there is usually a small amount of data involved, but a great deal of calculation.

<u>Control</u> - The capability of the computer to make precise calculations and evaluations at a high rate of speed causes it to be used in control environments ranging from national defense to the industrial production line. Here the computer receives information, uses it in calculations, and based upon the result "decides" what to do as an appropriate response.

<u>Simulation</u> - Any given task may be too dangerous, costly, or intricate for man to attempt. It may not be feasible for him at all. In such situations, the computer is used to simulate all conditions and interactions, yielding knowledge without risk.

ġ

懮

#### Chapter 2

#### NUMBERS AND OTHER STUFF

#### 2.1 INTRODUCTION

In writing a book such as this, it is very often desirable to explain several things simultaneously. This is one of those times!

The first chapter has defined the general purpose digital computer, and shown that it manipulates data according to a program of instructions. A logical continuation could therefore be a detailed look at the PDP-11 in terms of organization and unit interaction. On the other hand, since we have mentioned the program and indicated its significance, fundamentals of programming could just as reasonably follow. Then too, a discussion of programming languages and data representation might serve as a likely sequel.

In developing any of these topics, however, there is an inescapable involvement with number concepts. Numerical references must be made in describing the PDP-11 and its operation; program instructions and data are ultimately represented in numerical code. This chapter will then concern itself with those number concepts and operations required for you to fully appreciate subsequent discussion of programming the PDP-11.

The subject of computer math, numbers and "other stuff," is interruptive regardless of when it is introduced. For this reason, the reader may wish to move past it for the present and make backward references where necessary.

3

\$

#### 2.2 NUMBER SYSTEMS

#### 2.2.1 Basic Principles

Man's earliest form of notation was the tally mark, where there existed a one-to-one correspondence between the marker and the object to be counted. The aggregate of the scratch marks, pebbles, or notches was the "number" he wished to record. This principle of repetition proved cumbersome for even moderately large numbers, however, and so there evolved various number systems to meet the increasing demands of civilization.

- 1

The number system is a standard means of representing quantity. It consists of a finite set of symbols, called numerals or digits, and rules which specify how the symbols are arranged to form numbers. The early number systems offered an improvement over recording each unit in that they combined unique quantities of units into groups and assigned discrete symbols to represent those groups. They featured the principle of addition, where the value of an entire number is determined by adding the values of the individual symbols that comprise it, irrespective of position. (MMMCCCDOXIII = 1000 + 100 The positional number systems which followed contain two additional and distinctive features which greatly simplify the operations needed to manipulate numbers: the concept of position and the inclusion of the zero symbol. Like their early counterparts, these systems have discrete symbols with unique values and follow the principles of addition and multiplication. The major distinction is the principle of place value, which specifies that there is not only a unique value for the symbol but also a unique value for the position. Thus the value associated with a symbol is determined by both its absolute value and the value of its relative position within the number  $(3333 = 30^{0}0^{0}+30^{0}+3^{0}+3 = 3333)$ .

The importance of the zero symbol in a positional number system is illustrated by the application of the count and carry (or regrouping) principle. For example, we count from zero to ten in the familiar decimal system as follows:

Ø123456789Ø

Þ

ø

Å

We cycle through the digits to nine, but do not create another symbol in counting an additional unit. We instead carry the one to the next (tens) place, and record it there. To indicate that there are no units, and to "hold" the units place, we record a zero in that position. The three number systems that we will discuss in some detail are presented in Table 2-1. These are all positional number systems which demonstrate the principles we have previously mentioned; addition, multiplication, place value, count and carry.

8

3

Table 2-1 Digits and Bases of Selected Number Systems

NUMBER SYSTEM	DIGI <b>TS</b>	BASE
Decimal	Ø,1,2,3,4,5,6,7,8,9	1ø
Binary	Ø,1	2
Octal	Ø,1,2,3,4,5,6,7	8

The term base, introduced in the Table, is commonly used to name or describe a number system. The decimal system, for example, is often referred to as the base ten system. For any positional number system, the base (or radix) is the number of digits it contains.

#### 2.2.2 Decimal Number System

ġ.

One of the few assumptions made in this text is that you are familiar with the decimal number system. It is the mathematical language of the "real world;" a language that you use on a daily basis. You have memorized the rules and operational procedures to the point that they are automatically applied, and performing any calculation is straightforward. The purpose of this chapter is to have you become equally well acquainted with the binary and octal systems. We will briefly reintroduce the decimal system here in relation to our previous discussion of basic principles, and later reference it to help illustrate those aspects it has in common with the less familiar systems.

The decimal or <u>base ten</u> number system is comprised of the digits zero through nine  $(\emptyset, 1, 2, 3, 4, 5, 6, 7, 8, 9)$ . It is a positional number system, so that in progressing from right to left within a decimal number, the value associated with each position is an increasing power or multiple of the base. This place value principle is presented in Table 2-<sup>3</sup>.

## Table 2-2 Powers of Ten

.

2

-

Table 2-3 Positional Notation with Powers of Ten

## Powers of Ten

6	5	4	3	2	1	ø
1Ø	1ø	1ø	1Ø	1ø	1ø	1ø
1 ,øøø ,øøø	1øø,øøø	10,000	1,øøø	løø	1ø	1

Place Values

As shown in Table 2-4, determining the total value of a decimal number is accomplished by applying the principles of place value, multiplication, and addition: multiplying the discrete value of the digit by the value of the position in which it is placed, and then adding the resulting products.




Table 2-4 Decimal Number as the Sum of Powers

<u>.</u>

The count and carry principle, to be examined in more detail when we later discuss arithmetic operations, can be simply illustrated by counting or addition. As evidenced by the example below, presented earlier in discussing basic principles of positional number systems, we see that the terms count and carry are quite self-descriptive; <u>count</u> until the base is equaled, and carry that indication to the next column.

ē.

When performing addition, the procedure is as follows: (1) Add the digits in the column, (2) If the base is neither equaled nor exceeded, record the sum; (3) If the base is equaled or exceeded, divide by the base, record the remainder, and carry the quotient to the next column.

Note the presence of the zero symbol in the sum, indicating "no hundreds" and "no thousands," and also "holding" those places within the number.

#### 2.2.3 Binary Number System

ġ

The binary or <u>base two</u> number system is comprised of only two digits, zero and one, commonly referred to as bits (<u>binary digits</u>). As illustrated in Figure 2-1, this system is capable of representing but two conditions, and thus lends itself to the decision-making process; ideally practical for the computer.




Figure 2-1 Popular Binary Device in Action

Since physical and electrical entities have but two states (i.e., switch open/switch closed, current/no current), internal components of a computer can be easily designed to accommodate data in binary form. Computers have been built to operate with other number systems, but the increased number of digits along with the proportionally increased number of possible conditions make these computers overly complex in design and difficult to manufacture. For this reason, the PDP-11 and a majority of computers operate with the binary number system, considered the "language of the computer." Though the computer works internally with the binary number system, this does not mean that all information input must be so represented. In fact, rarely is the data initially in binary form. If strictly numerical, it is generally octal or decimal, but it is even more commonly expressed in one of many alphanumeric computer languages. As we will later discuss, there are several methods by which information in any of these forms is converted to binary before it is processed by the computer.

È,

We noted earlier that the binary or <u>base two</u> number system is comprised of the digits zero and one  $(\emptyset,1)$ . Like the decimal system, it too is a positional number system. Progressing from right to left within a binary number, the value associated with each position is an increasing power or multiple of the base. This place value principle for the binary system is presented in Table 2-6.

## Table 2-5 Powers of Two

ø 2	8	1	=	1
1 2	=	2	=	2
2 2	=	2x2	=	4
3 2	=	2x2x2	=	8
4 2	=	2x2x2x2	IJ	16
5 2	H	2x2x2x2x2	=	32
6 2	=	2x2x2x2x2x2	=	64
7 2	=	2x2x2x2x2x2x2x2	=	128
8 2	=	2x2x2x2x2x2x2x2x2x2	=	256
9 2	=	<b>2x2x2x2x2x2x2x2x2x2</b>	=	512
1ø 2	Ŧ	2x2x2x2x2x2x2x2x2x2x2x2x2x2x2x2x2x2x2x	=	1 <b>,</b> Ø24
11 2	=	2x2x2x2x2x2x2x2x2x2x2x2x2x2x2x2x2x2x2x	=	2 <b>,</b> ø48
12 2		2x2x2x2x2x2x2x2x2x2x2x2x2x2x2x2x2x2x2x	=	4 <b>,</b> ø96
13 2	=	2x2x2x2x2x2x2x2x2x2x2x2x2x2x2x2x2x2x2x	8	8,192
14 2	8	0000000000000		-
15 2	=	2x2x2x2x2x2x2x2x2x2x2x2x2x2x2x2x2x2x2x	=	32,768

Ę

ĕ

4

ø

ę

Table 2-6 Positional Notation with Powers of Two

Powers	of	Two
--------	----	-----

15	14	13	12	11	1Ø	9	8	7	6	5	4	3	2	1	ø
2	2	2	2	2	2	.2	2	2	2	2	2	2	2	2	2
32,768	16,384	8,192	<b>4</b> ,ø96	2,ø48	1,ø24	512	256	128		32	16	8	4	2	1

•

.....

Place Values

**3**-

P

Since the binary system is a positional number system, the rules are identical to those of the decimal and octal systems. The only difference, of course, is that the base is <u>two</u> rather than ten or eight.

臣

Determining the total value of any binary number is then accomplished in the same manner used for the decimal system: applying the principles of place value, multiplication, and addition. The discrete value of the digit ( $\emptyset$  or 1) is multiplied by the value of the position in which it is placed, and the resulting products are added.

This operation is presented in Table 2-7.

15 14 13 12 11 ø 1ø 9 8 7 6 5 4 3 2 2 2 2 2 2 2 2 2 Ø |x| =1 h = 1x2=  $\emptyset x2 =$ ø  $= \emptyset x 2$ = 2 1x4 =4 = 1x2= 3 1x8 =8 = 1x2= 4 Øx16 = ø  $= \emptyset x 2$ = 5 1x32 =32 = 1x2= 6 Øx64 = ø = % x2 = 7 px128 =ø  $\mathbf{b} = \mathbf{\emptyset} \mathbf{x} \mathbf{2}$ = 8 1x256 =256 = 1x2= 9 = 1x21x512 =512 = 1ø  $= \emptyset x 2$ = Øx1,Ø24 = ø 11  $= 1x2, \emptyset 48 =$ 2,048 = 1x212 **→** = Øx2 = Øx4,Ø96 = ø 13  $= \emptyset x 2$ = Øx8,192 = ø 14  $= 1x^2$  $= 1 \times 16,384 = 16,384$ 15 = 1x2 $= 1 \times 32,768 = +32,768$ 52,Ø13

ø

Table 2-7 Binary Number as the Sum of Powers

, for

The count and carry principle also applies to the binary number system, and can be simply illustrated by counting or addition. In fact, one advantage of binary notation is the simplicity of operation. Since the system consists of only the symbols zero and one, all the digits are used merely counting to one! Counting an additional unit equals the base, and is represented as 10 (read as "one zero," not "ten"). You have <u>counted</u> until the base was equaled, and then <u>carried</u> to the next column. As shown in Table 2-8, this occurs quite often in the binary number system!

 $\mathbf{N}$ 

લુ

Table 2-8 Counting in Binary with Decimal Equivalents

Binary	Decimal Equivalents
ø	ø
1	1
1ø	2
11	3
1øø	4
1.Ø1	5
1.1 <i>ø</i>	6
111	7
1øøø	8
1øø1	9
lølø	lø
1ø11	11
11øø	12
11ø1	13
111ø	14
1111	15
1 <i>øøøø</i>	16
1 <i>øøø</i> 1	17
1øø1ø	18
1øø11	19
løløø	2ø

Binary addition illustrates both the count and carry principle and the operational simplicity of the system. As shown in Figure 2-2, there are only four possible individual conditions.

Addend	Addend	Sum	Carry
ø	ø	ø	ø
ø	1	1	ø
1	Ø	1	ø

1

1

Figure 2-2 The Four Possible Conditions for Binary Addition

ø	ø	1	1.
<u>+Ø</u>	<u>+1</u>	<u>+Ø</u>	+1
ø	1	1	lø

Ø

The procedure followed in the addition operation is the same as that followed for the decimal system: (1) Add the digits in the column, (2) If the base is neither equaled nor exceeded, record the sum; (3) If the base is equaled or exceeded, divide by the base, record the remainder, and carry the quotient to the next column.

Note the importance of recording the zero remainders in the example below, "holding" those places within the sum.

carries:	14-	יין <sub>זי</sub> ן <sub>זי</sub> ן				1     1 <th>14</th> <th colspan="5">ףי די ו</th>					14	ףי די ו				
	ø	ø	1	1	ø	ø	1	ø	1	ø	ø	ø	ø	1	1	1
	+Ø	1 '	1	ø	ø	1	1	1	ø	ø	ø	1	1	1	ø	ø
	1	Lø	Lø	1	1	Lø	ø	1	1	ø	1	Lø	ø	ø	1	1

### 2.2.4 Octal Number System

We may call the decimal number system the "numerical language of the real world" because much computer input and output data is in this form. The binary number system is considered the "numerical language of the computer" because the majority of computers are designed to work with this notation. For the machine language and assembly language user, the octal number system provides an easily handled bridge between these two, and may be called the "numerical language of the programmer."

As noted earlier, the binary system is most commonly used with computers because its simplicity yields hardware advantages; the components can be fast, yet relatively simple and inexpensive to manufacture. Computers, however, don't have to "look" at the binary numbers they manipulate, and due to speed of operation, work with them one at a time. To the programmer who must work with many cumbersome groupings, the length of the numbers and the similarity of digits makes the binary system far from ideal. As we will discuss shortly, there exists a quick and direct conversion between the binary and octal systems, and for reasons given any numerical work at the machine language or assembly language level is done with the latter system. The octal or <u>base eight</u> number system is comprised of the digits zero through seven  $(\emptyset, 1, 2, 3, 4, 5, 6, 7)$ . Like the decimal and binary systems, it too is a positional number system. Progressing from right to left within an octal number, the value associated with each position is an increasing power or multiple of the base. This place value principle for the octal system is presented in Table 2-1 $\emptyset$ . 6

ø 8	=	1	Ħ	1.
1 8	8	8	=	8
2 8	=	8x8	=	64
3 8	=	8x8x8	8	512
4 8	=	8 <b>x8x8x</b> 8	=	4 <b>,</b> Ø96
5 8	=	8x8x8x8x8	=	32,768

-

ş

Table 2-9 Powers of Eight

1

Table  $2-1\emptyset$  Positional Notation with Fowers of Eight

# Powers of Eight


<b>5</b>	4	3	2	1	ø
8	8	8	8	8	8
32,768	4 <b>,</b> ø96	512	64	8	

Place Values

Since the octal system is a positional number system, the rules are identical to those of the decimal and binary systems. The only difference, of course, is that the base is <u>eight</u> rather than ten or two.

As presented in Table 2-11, determining the total value of any octal number is accomplished in the same manner used for the decimal and binary systems: applying the principles of place value, multiplication, and addition. The discrete value of the digit is multiplied by the value of the position in which it is placed, and the resulting products are added.

Table 2-11 Octal Number as the Sum of Powers



The count and carry principle also applies to the octal number system, and can be simply illustrated by counting or addition. As shown in Table 2-12, you <u>count</u> until the base is equaled, and then <u>carry</u> to the next column.

Table 2-12 Counting in Octal with Decimal Equivalents

ą

9

5

Octal	Decimal Equivalents
ø	ø
1	1
2	2
3	3
4	4
5	5
Ø 1 2 3 4 5 6 7	Ø 1 2 3 4 5 6 7 8 9 1Ø 11 12 13 14
10	/ Q
שעב. דו	с; <b>9</b>
1Ø 11 12	ומ
13	11
14	12
15	13
16	14
17	15
2Ø	16
•	•
зø	24
Sø	24
•	•
4ø	32
•	•
•	•
5Ø	4 <i>Ø</i>
•	•
бø	48
ср	
•	•
7ø	56
•	•
•	•
løø	64

The procedure followed for addition is the same as that followed for the decimal and binary systems: (1) Add the digits in the column, (2) If the base is neither equaled nor exceeded, record the sum; (3) If the base is equaled or exceeded, divide by the base, record the remainder, and carry the quotient to the next column.

4

3

carries: 
$$1^{4}$$
  $1^{4}$   $1^{4}$   $1^{4}$   $1^{4}$   
1 2 3 4 5 6  
 $+7 \not 0 6 1 5 2$   
1  $\not 0 3 - 1 6 - 3 \not 0$ 

Again note the importance of the zero remainders recorded in the sum, "holding" those places within the number.


#### 2.3 CONVERSIONS

ι.

### 2.3.1 Introduction

It should by now be established that the binary number system is good for computers, but little else! Therefore, numerical data written in decimal or octal form must first be converted to binary so that it can be processed by the computer, and then the results converted back from binary to decimal or octal so that they can be readily interpreted. This process is represented by Figure 2-3.






As noted earlier, these conversion processes are usually performed by programs previously written and stored in the computer. Specific conversion examples follow to provide an understanding of the processes.

### 2.3.2 Binary to Decimal Conversion

There are two commonly used methods for converting binary numbers to decimal equivalents: the Place Value method and the Double Dabble method.

The Place Value method is simply the procedure used in representing a binary number as the sum of powers. The discrete value of each digit is multiplied by the value of the position in which it is placed, and the resulting products are added. An example of this method is presented in Table 2-13.


Table 2-13 Place Value Binary to Decimal Conversion



45 (Decimal Equivalent)

To convert binary numbers to decimal equivalents by means of the Double Dabble method, begin with the most significant bit (left-most one bit) of the binary number. <u>Double</u> that bit, and if the next lower order bit is a one, <u>dabble</u> (add one). If the next lower order bit is a zero, do not dabble. Moving from left to right within the binary number, repeat this process (doubling the sum if the next bit is zero, doubling the sum and dabbling if the next bit is one) until there are no more digits. An example of this method is presented in Table 2-14.

Table 2-14 Double Dabble Binary to Decimal Conversion




# 2.3.3 Decimal to Binary Conversion

There are two commonly used methods for converting decimal numbers to binary equivalents: the Subtraction of Powers method and the Division method.

The procedure for the Subtraction of Powers method is as follows: (1) Subtract the highest possible power of two from the decimal number, and record a one in the apporpriate place within the partially completed binary equivalent, (2) Repeat this subtraction process with the resulting differences and descending powers of two (recording a one if that power can be subtracted, recording a zero if it cannot be subtracted) until the decimal number is reduced to zero. An example of this method is presented in Table 2-15.

а


Table 2-15 Subtraction of Powers Decimal to Binary Conversion




The procedure for the Division method of decimal to binary conversion is as follows: (1) Divide the decimal number by two; the remainder is the LSD (Least Significant Digit) of the binary equivalent, (2) Repeat this division process with the resulting quotients (recording remainders right to left within the binary equivalent) until the quotient becomes zero. An example of this method is presented in Table 2-16.

Ġ

Ê,





### 2.3.4 Octal to Decimal Conversion

There are two commonly used methods for converting octal numbers to decimal equivalents: the Place Value method, and a method similar in principle and procedure to the Double Dabble method for binary to decimal conversion.


æ

The Place Value method is simply the procedure used in representing an octal number as the sum of powers. The discrete value of each digit is multiplied by the value of the position in which it is placed, and the resulting products are added. An example of this method is presented in Table 2-17.

Table 2-17 Place Value Octal to Decimal Conversion

The octal to decimal conversion method that is similar to the Double Dabble method also begins with the MSD (Most Significant Digit). The procedure is as follows: (1) Record the MSD, (2) Multiply the MSD by eight, (3) Add the next octal digit, (4) Repeat steps two and three until the last digit of the octal number has been added. An example of this method is presented in Table 2-18.





### 2.3.5 Decimal to Octal Conversion

There are two commonly used methods for converting decimal numbers to octal equivalents: the Subtraction of Powers method and the Division method.

Using the Subtraction of Powers method for decimal to binary conversion simply required subtracting powers of two from the decimal number. The additional digits of the octal system create the need for more work when using this method for decimal to octal conversion. We may subtract not only a power of eight, but up to <u>seven times</u> that power of eight from the decimal number. The procedure is then as follows: (1) Subtract the highest possible value of the form <u>a8</u> (where  $\underline{a} = \emptyset$ -7) from the decimal number, and record the value of  $\underline{a}$  in the appropriate place within the partially completed octal equivalent, (2) Repeat this subtraction process with the resulting differences and descending powers of eight (recording the value of  $\underline{a}$ ) until the decimal number is zero. An example of this method is presented in Table 2-19.

Table 2-19 Subtraction of Powers Decimal to Octal Conversion

3267 (Decimal Number)

63Ø3 (Octal Equivalent)

<u>-3ø72</u> 195	=	6x512	=	3 6x8	
<u>- 192</u>	=	3x64	=	2 3x8	
Ø	=	Øx8	=	1 Øx8	
<u>- 3</u>	=	3x1	=	ø 3x8	

The procedure for the Division method of decimal to octal conversion is as follows: (1) Divide the decimal number by eight; the remainder is the LSD (Least Significant Digit) of the octal equivalent, (2) Repeat this division process with the resulting quotients (recording remainders right to left within the octal equivalent) until the quotient becomes zero. An example of this method is presented in Table 2-2 $\emptyset$ .

Table 2-2Ø Division Method Decimal to Octal Conversion

Divisor	Quotient (Decimal Number)	Remainder
8	3267	
8	4ø8	3
8	51.	ø
8	6	3 ———
	ø	6
		$ \begin{array}{cccc} \bullet & \bullet & \bullet & \bullet \\ 6 & 3 & \emptyset & 3 (Octal Equivalent) \end{array} $

ŝ

# 2.3.6 Binary to Octal to Binary Conversion

As the numerical language of the machine language and assembly language programmer, the octal number system serves as a convenient "shorthand" notation for the binary number system, numerical language of the computer. The unwieldy strings of binary ones and zeros are converted to the more workable octal notation by inspection, with no calculation required, because eight is an integral power of two (8=2). As illustrated by Figure 2-4, three binary digits are the direct equivalent of one octal digit; one octal digit is the direct equivalent of three binary digits.




Figure 2-4 Binary to Octal to Binary Conversion

Knowing the binary and octal equivalents (Table 2-21), we can then represent any binary number as an octal number by means of the following steps: (1) Beginning with the LSD of the binary number, group the bits by threes (filling in leading zeros if necessary), (2) Convert these three bit groupings to their octal equivalents. An example of this procedure is given below:

111,010,110, ø 1 1 1 7 2 6 3 5

Table 2-21 Binary and Octal Equivalents

Binary	Octal
øøø	ø
øø1.	1
Ølø	2
Ø11	3
1øø	4
1ø1	5
11ø	6
111	7

2

As noted earlier, existing programs are available for all conversion processes, but there may be several occasions when you will need to make the binary to octal and octal to binary conversion directly:

8

13

# (1) Interpreting reference texts and instruction lists

Texts will often call upon the reader to make these conversions when describing the computer, illustrating the contents of various registers, and explaining instruction formats.

# (2) Manually loading and verifying programs

While the machine language programmer must always do this, it should be noted that even the most advanced computer systems usually have short preparatory programs that must be so entered and/or checked.

## (3) Avoiding binary notation

You may be involved in situations where you must work directly with numbers. If any of the notation is binary, convert to octal, operate, and if necessary convert the results back to binary.

#### 2.4 ARITHMETIC OPERATIONS

### 2.4.1 Introduction

No matter how complex the arithmetic problem, it is eventually reduced to one of the four fundamental operations: Addition, subtraction, multiplication, division (Figure 2-5).




Figure 2-5 Four Fundamental Arithmetic Operations

As with the programs available to handle any conversion process, there exist several arithmetic "packages" that the computer user may call upon to perform his calculations. It is important to keep in mind, however, that any of these packages is a program comprised of instructions which are essentially the four fundamental operations. It is the program which "breaks down" the complex problem; the computer receives only the simplest of instructions. Many computers, including the PDP-11, reduce the four fundamental arithmetic operations to one; addition. For reasons of hardware simplicity and efficiency, <u>comple-</u> mentary (negative) addition is performed rather than direct subtraction. Though we will later examine other methods (rotating and shifting) when we later discuss the PDP-11 instruction set, multiplication can be accomplished by means of repeated addition; division by means of repeated complementary addition (subtraction).

U.

We will therefore limit our discussion of arithmetic operations to the following topics: Addition, complementary addition, and (for comparision) direct subtraction. Examples in the decimal, binary, and octal number systems will be given for each operation.

### 2.4.2 Addition

Our discussions on the count and carry principle of positional number systems have also provided the steps required to perform decimal, binary, or octal addition. To review, the procedure is as follows: (1) Add the digits in the column, (2) If the base is neither equaled nor exceeded, record the sum; (3) If the base is equaled or exceeded, divide by the base, record the remainder, and carry the quotient to the next column.

This procedure works with any positional number system, and once the addition facts for the systems are learned (see Tables 2-22, 2-23, 2-24), binary or octal addition becomes as automatic as decimal addition.

An addition problem is solved below in the decimal, binary and octal systems. Note that when working with more than one number system, the base number is subscripted to differentiate.

1 1 1 1 1 1 111 1 1 1 carries:  $\emptyset \emptyset 1 1 1 \emptyset 1 1 1 (2)$ 1 1 8(]Ø) 1 6 7(8) +11111911(2)<u>+7 6 7(8)</u> <u>+5</u> ø  $\frac{2}{10}$  $1 \not g \not g 1 1 g 1 1 1 g_{(2)}$ 6  $1156_{(8)}$ 2  $\emptyset_{(10)}$ 

# Table 2-22 Binary Addition

+	ø	1
ø	ø	1
1.	1	1ø

3

**3** 

Table 2-23 Octal Addition

+	ø	1	2	3	4	5	6	7
ø	ø	1	2	3	4	5	6	7
1	1.	2	3	4	5	6	7	1ø
2	2	3	4	5	6	7	1ø	11
3	3	4	5	6	7	1ø	11	12
4	4	5	6	7	1ø	11	12	1.2
5	5	6	7	1ø	11	12	13	14
6	6	7	1ø	11	12	13	1.4	15
7	7	1ø	11	12	13	1.4	15	16

Table 2-24 Decimal Addition

+	ø	1	2	3	4	5	6	7	8	9
ø	ø	1	2	3	4	5	6	7	8	9
1	1	2	3	4	5	6	7	8	9	1ø
2	2	3	4	5	6	7	8	9	1ø	11
3	3	4	5	6	7	8	9	1ø	11	12
4	4	5	6	7	8	9	1ø	11	12	1.3
5	5	6	7	8	9	1ø	11	12	13	14
6	6	7	8	9	1ø	11	12	13	14	15
7	7	8	9	1ø	11	12	13	14	15	16
8	8	9	1ø	11	12	13	14	15	16	17
9	9	1ø	11	12	13	14	15	16	17	18

### 2.4.3 Direct Subtraction

The operation of direct subtraction is performed in the same manner for all positional number systems, regardless of the base. The procedure is as follows: (1) For each column, subtract the subtrahend from the minuend (if the subtrahend is greater than the minuend, "borrow" a power of the base from the next column and then subtract), (2) Record the difference.

As with addition, binary or octal subtraction should become as automatic for you as decimal subtraction. The only difference is the base, and you should keep this in mind; that when you "borrow," you borrow a power of <u>that</u> base. Reference the example problems below.

borrows:

$$\frac{3}{4} \frac{42}{7} \frac{4}{2} (10)$$

$$= \frac{2}{1} \frac{3}{9} \frac{4}{8} (10)$$

$$= \frac{2}{1} \frac{3}{9} \frac{4}{8} (10)$$

borrows:

$$\begin{array}{c} \phi & 1 \phi & 1 \\ \chi & \eta & 1 \end{array} \begin{array}{c} \phi & 1 & 1 \\ \chi & \eta & 1 \end{array} \begin{array}{c} \phi & 1 & 1 \\ \chi & \eta & 1 \end{array} \begin{array}{c} \phi & 1 & 1 \\ \chi & \eta & 1 \end{array} \begin{array}{c} \phi & 1 \\ \chi & \eta & 1 \end{array} \begin{array}{c} \phi & 1 \\ \chi & \eta & \eta \end{array} \begin{array}{c} \phi & 1 \\ \chi & \eta & \eta \end{array} \begin{array}{c} \phi & 1 \\ \chi & \eta & \eta \end{array} \begin{array}{c} \phi & 1 \\ \chi & \eta & \eta \end{array} \begin{array}{c} \phi & 1 \\ \chi & \eta & \eta \end{array} \begin{array}{c} \phi & 1 \\ \chi & \eta & \eta \end{array} \begin{array}{c} \phi & 1 \\ \chi & \eta \end{array}$$

borrows:

## 2.4.4 Complementary Addition

To understand complements, and thus the way in which negative numbers are commonly handled in the computer, consider again the odometer of the automobile. If the mileage indicator is rotated backwards, it will eventually approach and pass through zero, as shown below.

ø	ø	ø	ø	ø	3
ø	ø	ø	ø	ø	2
ø	ø	ø	ø	ø	1
ø	ø	ø	ø	ø	ø
9	9	9	9	9	9
9	9	9	9	9	8
9	9	9	9	9	7
			, ,		


Considering zero to be a "boundary," we see that the number 999998 corresponds to -2. Applying this relational concept to the operation of complementary addition, we add the numbers 5 and 999998.

		øøøøø5
	±	999998
1		<i>øøøø</i> 3

If we ignore the last generated carry, we have effectively performed the operation of subtraction (5-2=3). The number 999998 in the above example is referred to as the <u>ten's complement</u> of 2. For the complementary addition operation, the term <u>radix complement</u> is defined as either of two numbers which when added will result in a sum or zero (last generated carry disregarded). This concept is illustrated by the example below and by Table 2-25. (It should be noted that the term radix complement can by definition apply to either a positive or negative number, but that it is most commonly used to describe the negative quantity.)

# 999998 + ØØØØØ2 L ØØØØØØ

We can thus do away with direct subtraction; instead of subtracting a positive number, we add the negative representation of that number. In using a system of complements, however, we omit the minus sign, and must therefore establish what is and what is not a negative number. For example, is 123456 a positive 123456 or a negative 8765447 With the odometer as an arbitrary example, we have the ability to represent one million numbers ( $\emptyset$  to 999999), and it would be reasonable to use half for positive and half for negative. Thus, by convention, we would regard  $\emptyset$  to 499999 as positive and  $5\emptyset\emptyset\emptyset\emptyset\emptyset$  to 999999 as negative. And this in fact is exactly what is done with the computer; with a finite range of binary numbers to represent, half are designated as positive and half as negative. Table 2-25 Radix Complements for the Decimal System



We have established the following points concerning the radix complement:

- (1) It is the negative representation of a positive number.
- (2) It is used because complementary notation can be efficiently and simply handled by the computer. All numbers can be treated alike (added) in arithmetic operations; complementary addition (add the negative) rather than subtraction (subtract the positive) can be performed.
- (3) Signs are not required. The computer works with a finite range of binary numbers, and a convention can be established such that the number itself designates whether it is positive or negative.

We will examine the radix complement, the radix minus one complement, and the complementary addition operation first with the familiar decimal system, and then with the languages of the computer (binary) and programmer (octal). The radix complement, which commonly takes the name of the base, is called the  $\underline{10's}$  complement in the decimal system. The procedure for radix (10's) complement addition is as follows: (1) Subtract the subtrahend from the next highest power of the base; the difference is the radix (10's) complement, (2) Add the radix (10's) complement to the minuend, (3) Record the sum, (4) Disregard the last generated carry (the next highest power of the base was introduced in step one and is "tossed out" here); this is the final result. Two examples are presented below.

$ \begin{array}{c} 237 (1 \emptyset) \\ - 125 (1 \emptyset) \\ 112 (1 \emptyset) \end{array} $	direct subtraction (as a check)	<sup>84</sup> (1Ø) <u>- 59</u> (1Ø) <sup>25</sup> (1Ø)
1ØØØ (1Ø) - <u>125</u> (1Ø) 875 (1Ø)	subtract the subtrahend from next highest power of the base the difference is the radix (1Ø's) complement	<sup>1ØØ</sup> (1Ø) <u>- 59</u> (1Ø) 41 (1Ø)
<sup>875</sup> (1ø) <u>+ 237</u> (1ø) (1) 112(1ø)	add the lø's complement to the minuend and record the sum disregard the last generated carry; this is the result	41 (10) + 84 (10) (1) 25 (10)

The radix minus one complement in the decimal system is called the <u>9's complement</u>. The procedure for radix minus one (9's) complement addition is as follows: (1) Subtract the subtrahend from the next highest power of the base minus one; the difference is the radix minus one (9's) complement, (2) Add the radix minus one (9's) complement to the minuend, (3) Record the sum, (4) Bring the last generated carry around to the least significant digit position and add it to the sum; this is the final result. The same examples worked with the radix (10's) complement are repeated below using the radix minus one (9's) complement.

237(1ø) <u>- 125</u> (1ø) 112(1ø)	(as a check)	84 (1¢) <u>- 59</u> (1ø) 25 (1ø)
$-\frac{125}{10}(10)$	subtract the subtrahend from next highest power of the base minus one the difference is the radix minus one (9's) complement	99(1ø) <u>- 59</u> (1ø) 4ø(1ø)
+ 237(10)	bring the last generated carry around to the LSD position and add it to the sum; this is the result	$4\emptyset(1\emptyset) \\ + 84(1\emptyset) \\ (1) 24(1\emptyset) \\ + 1(1\emptyset) \\ 25(1\emptyset)$

The radix complement in the binary (base 2) number system is called the <u>2's complement</u>. But before we take up the subject of 2's complement addition, let's relate our previous discussion to the PDP-11 and the binary number system.

8


The PDP-11 is a <u>variable word length</u> machine, capable of handling both 16 bit words and 8 bit bytes. For the purpose of our discussion, let us consider it to be like many other computers, a <u>fixed word length</u> machine. This means that all data processed by the computer will be in the form of words (binary numbers) of the same length. It should be noted that from the programmer's standpoint words may be in varied formats and lengths; we are here veiwing words as the computer will ultimately receive them - in the form of fixed length binary numbers.


Viewing the PDP-11 as a 16 bit fixed word length machine, it has a binary number range of

Ø ØØØ ØØØ ØØØ ØØØ ØØØ<sub>(2)</sub> to 1 111 111 111 111 111<sub>(2)</sub>.

			•			 	3	 	
SB									

By convention, half of these numbers are designated as positive ( $\emptyset \ \emptyset \emptyset \emptyset \ - \emptyset \ 111$ 





Now that we know the application, let's look at the operation. The procedure for radix (2's) complement addition is as follows: (1) Subtract the subtrahend from the next highest power of the base; the difference is the radix (2's) complement, (2) Add the radix (2's) complement to the minuend, (3) Record the sum, (4) Disregard the last generated carry (the next highest power of the base was introduced in step one and is "tossed out" here); this is the final result. An example is given below.

Ø ØØØ Ø11 1ØØ 11Ø ØØ1 <sub>(2)</sub> <u>– Ø ØØØ Ø1Ø ØØØ 1ØØ 1Ø1</u> (2) Ø ØØØ ØØ1 1ØØ ØØ1 1ØØ <sub>(2)</sub>	direct subtraction (as a check)
10 ØØØ ØØØ ØØØ ØØØ ØØØ <sub>(2)</sub> - <u>Ø ØØØ Ø1Ø ØØØ 1ØØ 1Ø1</u> (2) 1 111 1Ø1 111 Ø11 Ø11 <sub>(2)</sub>	subtract the subtrahend from next highest power of the base the difference is the radix (2's) complement
1 111 1ø1 111 ø11 ø11 <sub>(2)</sub> <u>+ ø øøø ø11 1øø 11ø øø1(2)</u> (1) ø øøø øø1 1øø øø1 1øø <sub>(2)</sub>	add the 2's complement to the minuend and record the sum disregard the last generated carry; this is the result

The radix minus one complement in the binary system is called the <u>l's complement</u>. The procedure for radix minus one (l's) complement addition is as follows: (l) Subtract the subtrahend from the next highest power of the base minus one; the difference is the radix minus one (l's) complement, (2) Add the radix minus one (l's) complement to the minuend, (3) Record the sum, (4) Bring the last generated carry around to the least significant digit position and add it to the sum; this is the final result. The example worked with the radix (2's) complement is repeated below using the radix minus one (l's) complement.

a

Ø ØØØ Ø11 1ØØ 11Ø ØØ1 (2) - <u>Ø ØØØ Ø1Ø ØØØ 1ØØ 1Ø1</u> (2) Ø ØØØ ØØ1 1ØØ ØØ1 1ØØ (2)	direct subtraction (as a check)
1 111 111 111 111 111 (2) <u>- Ø ØØØ Ø1Ø ØØØ 1ØØ 1Ø1</u> (2) 1 111 1Ø1 111 Ø11 Ø1Ø (2)	subtract the subtrahend from next highest power of the base minus one the difference is the radix minus one (1's) complement
1 111 1Ø1 111 Ø11 Ø1Ø (2) + Ø ØØØ Ø11 1ØØ 11Ø ØØ1 (2) (1) Ø ØØØ ØØ1 1ØØ ØØ1 Ø11 (2) + 1 (2) Ø ØØØ ØØ1 1ØØ ØØ1 1ØØ (2)	add the l's complement to the minuend and record the sum bring the last generated carry around to the LSD position and add it to the sum; this is the result

Have you noticed something unsettling about our complementary addition processes? The reason given for the use of complementary addition was that direct subtraction could not be performed with the PDP-11, and yet direct subtraction was used in all previous cases to obtain the complements! Let's see how the computer gets around this.

Note below that the <u>bit patterns for any binary number</u> and its 1's complement are exact opposites, and that the <u>2's complement is equal to the 1's complement plus 1</u>.

ø øøl ølø øll løø løl (binary number)

8

- ø øøi øiø øii iøø iøi

1 11Ø 1Ø1 1ØØ Ø11 Ø1Ø 1 11Ø 1Ø1 1ØØ Ø11 Ø1Ø (1's complement)

19 999 999 999 999 999

- Ø ØØI ØIØ ØII 1ØØ 1ØI

1 11ø 1ø1 1øø ø11 ø11 1 11ø 1ø1 1øø ø11 ø11 (2's complement)

The PDP-11 performs 2's complement addition, and therefore all negative numbers must be represented in 2's complement form. The PDP-11 2's complements any binary number without direct subtraction; it obtains the 1's complement by simply changing all bits to their opposites and then adds 1. In the octal (base 8) number system, the radix complement is called the <u>8's complement</u> and the radix minus one complement is called the <u>7's complement</u>. Here too, the octal system serves the programmer as shorthand notation for the binary system; the 1's complement is to the 7's complement as the 2's complement is to the 8's complement. Again it should be stressed that the programmer rarely works in the binary number system; that any numerical work he must perform is done in the octal system and only if necessary converted to binary. If the 2's complement is required, for example, the programmer obtains the 8's complement (or the 7's complement plus 1) and then converts to binary.

2

Using the direct conversion that exists between the binary and octal number systems, the 16 bit FDP-11 word may be represented by 6 octal digits.

n nnn nnn nnn nnn (2) N N N N N (8)

The octal representation of the PDP-11 fixed length number range is then  $\emptyset \ \emptyset \emptyset \emptyset \emptyset \emptyset$  (8) to 1 77777 (8); the leading octal digit will specify whether the bit 15 (sign bit) position contains a zero or a one. By convention, the numbers from  $\emptyset \ \emptyset \emptyset \emptyset \emptyset \emptyset$  (8) to  $\emptyset \ 77777$  (8) are designated as positive, and the numbers from 1  $\emptyset \emptyset \emptyset \emptyset \emptyset$  (2) to 1 77777 (8) are designated as negative (Figure 2-7). The procedure for radix (8's) complement addition is as follows: (1) Subtract the subtrahend from the next highest power of the base; the difference is the radix (8's) complement, (2) Add the radix (8's) complement to the minuend, (3) Record the sum, (4) Disregard the last generated carry (the next highest power of the base was introduced in step one and is "tossed out" here); this is the final result. The example worked with the 2's complement is repeated below using the 8's complement.

1

	d <b>irect s</b> ubtraction (as a check)
1ø øøøøø (8) <u>- ø ø2ø45</u> (8) 7 75733 <sub>(8)</sub>	subtract the subtrahend from next highest power of the base the difference is the radix (8's) complement
7 75733(8) <u>+ Ø Ø3461</u> (8) (1) Ø Ø1414 <sub>(8)</sub>	add the 8's complement to the minuend and record the sum disregard the last generated carry; this is the result

The procedure for radix minus one (7's) complement addition is as follows: (1) Subtract the subtrahend from the next highest power of the base minus one; the difference is the radix minus one (7's) complement, (2) Add the radix minus one (7's) complement to the minuend, (3) Record the sum, (4) Bring the last generated carry around to the least significant digit position and add it to the sun; this is the final result. The example worked with the 1's complement is repeated below using the 7's complement.

æ

Ø Ø3461 <sub>(8)</sub> <u>- Ø Ø2Ø45</u> (8) Ø Ø1414 <sub>(8)</sub>	direct subtraction (as a check)
7 77777 <sub>(8)</sub> <u>- Ø Ø2Ø45(8)</u> 7 75732 <sub>(8)</sub>	subtract the subtrahend from next highest power of the base minus one the difference is the radix minus one (7's) complement
$7 75732(8) + \cancel{0} \cancel{0} \cancel{3} \cancel{4} \cancel{6} \cancel{8} \cancel{1} \cancel{6} \cancel{8} \cancel{1} \cancel{6} \cancel{1} \cancel{1} \cancel{6} \cancel{1} \cancel{1} \cancel{6} \cancel{1} \cancel{1} \cancel{6} \cancel{1} \cancel{1} \cancel{1} \cancel{6} \cancel{1} \cancel{1} \cancel{1} \cancel{6} \cancel{1} \cancel{1} \cancel{1} \cancel{6} \cancel{1} \cancel{1} \cancel{1} \cancel{1} \cancel{1} \cancel{1} \cancel{1} 1$	add the 7's complement to the minuend and record the sum bring the last generated carry around to the LSD position and add it to the sum; this is the result




Figure 2-7 PDP-11 Positive and Negative Number Ranges (Octal)

# 2.5 LOGIC OPERATIONS

#### 2.5.] Introduction

Computers use logic operations as well as arithmetic operations in the execution of programs. The logic operations we will discuss have a direct relationship to an algebraic system used to represent logic statements known as Boolean algebra (named in honor of George Boole, English mathematician and logician). We will be concerned with the application of two Boolean axioms to computer circuitry. These are the two basic connectives used to express the relationship between two statements, the AND and the CR.

We will specifically examine the AND, INCLUSIVE OF, and EXCLUSIVE OR operations. Simple circuit diagrams, truth tables, and applicational examples will be given to help illustrate each of the operations.

## 2.5.2 The AND Operation

The diagram below (Figure 2-8) is that of a simple circuit with two switches. Current is allowed to flow through the switch if it is closed, and is not allowed to flow through the switch if it is open. Therefore, in order for the Function to occur, current must be allowed to flow through the entire length of the circuit; both switch A and switch B must be closed.




Figure 2-8 AND Circuit Diagram

In computer logic, the closed switch (or true condition) is represented as a 1, and the open switch (or false condition) is represented as a  $\beta$ . Expressing the AND axiom in terms of our variables, we can say that A & B = F (when using PDF-11 symbolic language, the ampersand specifies the AND operation). If A is 1 (true), and B is 1 (true), then F will be 1 (true); any other combination of the variables will result in a  $\beta$ (false) condition. The relationship between the variables and the resulting value of F is summarized in Table 2-26 below.

Table 2-26 Truth Table for the AND Operation

A	В	F
ø	ø	ø.
ø	1	ø
1	Ø	Ø
1	1	1

When the AND operation is applied to binary numbers, a binary 1 will appear in the result wherever a binary 1 appeared in the corresponding positions of the two numbers. A binary  $\not$ will appear in the result wherever a binary  $\not$  appeared in either (or both) of the corresponding positions of the two numbers. The AND operation is commonly used to <u>extract</u> (or <u>mask</u>) a portion of a 16 bit number. In the example below, it is used to <u>extract</u> the two least significant octal digits (<u>mask</u> the ten most significant bits) of the number.

Ø ØØ1 Ø1Ø Ø11 1ØØ 1Ø1 (16 bit number)

<u>& Ø ØØØ ØØØ 111 111</u> (mask number)

Ø ØØØ ØØØ ØØØ 1ØØ 1Ø1 (result)

#### 2.5.3 The INCLUSIVE OR Operation

The diagram below (Figure 2-9) is that of a parallel circuit with two switches. Recalling that current is allowed to flow through a switch if it is closed and not allowed to flow through a switch if it is open, we see that current will flow through the entire length of this circuit if switch A <u>or</u> switch B <u>or</u> both are closed. The Function will be able to occur as long as both switches are not open.




Figure 2-9 INCLUSIVE OR Circuit Diagram

Recall that in computer logic the closed switch (or true condition) is represented as a 1, and the open switch (or false condition) is represented as a  $\emptyset$ . Expressing the IOR axiom in terms of our variables, we can say that AlB = F (when using FDP-11 symbolic language, the exclamation point specifies the IOR operation). If A is 1 (true), or B is 1 (true), or both are 1 (true), then F will be 1 (true); only when both are  $\emptyset$  (false) will the result be  $\emptyset$  (false). The relationship between the variables and the resulting value of F is summarized in Table 2-27 below.

Table 2-27 Truth Table for the IOR Operation

A	B	F
ø	ø	ø
ø	1	1.
1	ø	1
1	1	1

When the IOR operation is applied to binary numbers, a binary 1 will appear in the result wherever a binary 1 appeared in the corresponding position of either (or both) of the two numbers. A binary  $\emptyset$  will appear in the result wherever a binary  $\emptyset$  appeared in both corresponding positions of the two numbers. The IOR operation is commonly used to <u>set bits</u> within a 16 bit number, where the present bit pattern cannot be known. In the example below, it is used to set bits in positions  $\emptyset$ , 7, and 15.

æ

Ø 111 ØØ1 11Ø Ø1Ø 1Ø1 (16 bit number) <u>1 1 000 000 010 000 001</u> (IOR value)

1 111 ØØ1 11Ø Ø1Ø 1Ø1 (result)

# 2.5.4 The EXCLUSIVE OR Operation

The diagram below (Figure  $2-l\emptyset$ ) is that of a parallel circuit with two switches. The dotted line between the switches indicates they are mechanically connected such that they cannot be simultaneously closed (i.e., close one, open the other). Thus one set of conditions (both closed) is <u>excluded</u> in this OR operation, and the Function will be able to occur only if switch A or switch B is closed.




Figure 2-1Ø EXCLUSIVE OR Circuit Diagram

Again recall that in computer logic the closed switch (or true condition) is represented as a 1, and the open switch (or false condition) is represented as a  $\emptyset$ . Expressing the XOR operation in terms of our variables, we can say that A () B = F (when using FDP-11 symbolic language, the encircled exclamation point specifies the XOR operation). If A is 1 (true), or B is 1 (true), but not both are 1 (true), then F will be 1 (true). The relationship between the variables and the resulting value of F is summarized in Table 2-28 below.

Table 2-28 Truth Table for the XOR Operation

A	В	F
ø	ø	ø
ø	1	\$1
1	Ø	1
1	1	ø

When the XOR operation is applied to binary numbers, a binary 1 will appear in the result wherever a binary 1 and a binary  $\beta$  appeared in the corresponding positions of the two numbers. A binary  $\beta$  will appear in the result wherever binary  $\beta$ 's or binary 1's appeared in both the corresponding positions of the two numbers. The XOR operation is commonly used to <u>set and/or clear bits</u> within a 16 bit number, where the present bit pattern is known. In the example below, it is used to set bits in positions 7 and 15 and clear bits in positions  $\beta$  and 6.

> $\emptyset \ \emptyset \emptyset 1 \ \emptyset 1 \emptyset \ \emptyset \emptyset 1 \ \emptyset 1 \emptyset \ \emptyset \emptyset 1 \ (binary number)$ () 1  $\emptyset \emptyset \emptyset \ \emptyset 1 1 \ \emptyset \emptyset \emptyset \ \emptyset 0 1 \ (XOR value)$

1 991 919 919 919 999 (result)

enn

#### 2.6 EXERCISES

The following examples based upon the content of this chapter are presented as an optional exercise for the reader. The answers can be found in Appendix A.

## 2.6.1 Decimal to Binary Conversion

Convert the following decimal numbers to their binary equivalents

۵

- 1. 1øø
- 2. 235

## 2.6.2 Binary to Decimal Conversion

Convert the following binary numbers to their decimal equivalents

- 1. ØØØ ØØØ ØØØ ØØ1 1ØØ 11Ø
- 2. ØØØ ØØØ ØØØ ØØØ 11Ø 11Ø

# 2.6.3 Decimal to Octal Conversion

Convert the following decimal numbers to their octal equivalents

- 1. 58Ø
- 2. 1ØØØ

#### 2.6.4 Octal to Decimal Conversion

Convert the following octal numbers to their decimal equivalents

- 1. ØØØ742
- 2. ØØ1ØØØ

# 2.6.5 Binary to Octal Conversion

Convert the following binary numbers to their octal equivalents

- 1. ØØØ ØØØ ØØ1 Ø1Ø Ø11 1ØØ
- 2. ØØØ ØØØ ØØØ 1Ø1 111 11Ø

## 2.6.6 Octal to Binary Conversion

Convert the following octal numbers to their binary equivalents

- 1. ØØØ736
- 2. ØØ5224

## 2.6.7 Binary Addition

Perform the indicated binary addition

øøø						øøø	øøø	Ø11	1ø1	1øø	1ø1
+000	ØØØ	11ø	<u>11ø</u>	111	Ø11	+ØØØ	øøø	<u>11ø</u>	111	111	<u>11ø</u>

#### 2.6.8 Binary Subtraction

Subtract using both the direct and the complementary methods

1.	øøø	øøø	ØØØ	ø11	11ø	øøø	2.	øøø	ØØØ	øøø	1øø	øø1	1ø1
	-øøø	øøø	øøø	ØØØ	111	1ø1		<u>-øøø</u>	øøø	ØØØ	ø11	<u>11ø</u>	111

## 2.6.9 Octal Addition

z

6

Perform the indicated octal addition

1. Ø54362	2. ØØ3321
Ø73441	ØØ44Ø7
<u>+Ø6775Ø</u>	+ØØ5622

## 2.6.1Ø Octal Subtraction

Subtract using both the direct and the complementary methods

1.	Ø13421	2.	Ø11234
	<u>-ø12ø54</u>		<u>-ø1ø567</u>

# 2.6.11 Logical AND

Perform the indicated AND operation

1. ØØØ ØØI ØIØ ØII 1ØØ 1ØI <u>&ØØI ØIØ ØII 1ØØ 1ØI 11Ø</u>

# 2.6.12 Inclusive OR

Perform the indicated OR operation

1. ØØI ØIØ ØII 1ØØ 1ØI 11Ø 1Ø1Ø ØII 1ØØ 1ØI 11Ø 111

2.6.13 Exclusive OR

Perform the indicated OR operation

1. Ø1Ø Ø11 1ØØ 1Ø1 11Ø 111 OØ11 1ØØ 1Ø1 11Ø 111 ØØØ .

. .

 $\mathcal{F}_{\mathrm{exp}}$  is the second second

Chapter 3

#### The PDP-11

#### 3.1 SYSTEM ORGANIZATION


#### 3.1.1 Introduction

We have discussed the general organization of the computer in terms of the major units (input, memory, control, arithmetic, output), and with reference to a basic block diagram. We will now discuss these major units in more detail, and relate specifically to the elements of the Simplified PDP-11 System Organization diagram (Figure 3-1).

#### 3.1.2 The UNIBUS

6

The UNIBUS is a single, common path that connects the processor, memory, and all peripheral (input and output) devices; it carries all information. Each device on the UNIBUS is assigned an address, and communicates in the same way. This means that peripheral devices may be as flexibly manipulated as memory. From the programmer's standpoint, this is the most important feature of the UNIBUS. Most computers require a separate line (and thus a special instruction subset) for input-output devices. With the PDP-11 and its UNIBUS, all of the powerful instructions that can be applied to data in memory can be applied to data in peripheral devices.





à

8

3

đ

3.1.3 Memory

The memory unit is used to store information until it is needed. Just as you remember facts concerning past and present events, the memory of the computer stores information for future reference.

We may conceptualize the computer memory as a series of locations, in a pigeon-hole or slot-like arrangement, where each location has a binary address and contains binary information (Figure 3-2).




Figure 3-2 Conceptual Computer Memory Section

When the binary information in any location is accessed (used, modified, erased), that information will always be referenced by its address - never directly. As we will later discuss, that binary content may be interpreted as an instruction, another ("forwarding") address, or data. It will depend upon when (in which major state) and how (with which addressing mode) it is accessed by the computer. The PDP-11 is a variable word length machine, working with either 16-bit numbers called <u>words</u> or 8-bit numbers called <u>bytes</u>. Any 16-bit word (bit positions  $\beta$ -15) will then consist of two 8-bit bytes; the <u>low byte</u> (bit positions  $\beta$ -7) and the <u>high byte</u> (bit positions 8-15).






Figure 3-3 PDP-11 Word and Byte Relationship

The basic PDP-11 memory unit consists of 4,896 (18,888 octal) word locations, and therefore 8,192 (28,888 octal) byte locations. As mentioned, the machine is capable of handling either 16-bit words or 8-bit bytes, and the memory is therefore byte addressed so that both forms can be accommodated. The address range for the 28,888 octal byte locations is 8-1777. As illustrated by Figures 3-4 and 3-5, the FDP-11 memory may be conceptualized as either sequential word locations or sequential byte locations. Note that words and low bytes are found at even addresses; high bytes at odd addresses.






8-bit word





## 3.1.4 Central Processor

The central processor (Figure 3-6) is comprised of three functional blocks: The <u>Control Unit</u> and <u>Arithmetic</u> <u>Unit</u> (as also given in our basic computer block diagram), and the <u>General Purpose Registers</u>. A figure eight is formed by the data paths connecting these units, and describes the flow of data through the processor. The total function of the processor is to process data; to execute the program, controlling operations from beginning to end.



# Figure 3-6 PDP-11 Central Processor

2

3

The UNIBUS Control Unit directs the processing by means of the following sequence: (1) Fetch an (the next) instruction from the program stored in the Memory Unit, (2) Decode that instruction, (3) If data is required, obtain that data from the Memory Unit or a peripheral device and bring it to the <u>Arithmetic Unit</u>, (4) Specify to the <u>Arithmetic Unit</u> what operation is to be performed upon the data, and (5) If required, store the result of the operation.

The PDP-11 processor has major states of operation, and four are listed below to help give the reader a basic description of the processor's operational flow.

FETCH - Obtain and decode an instruction. When fetch is completed, the processor enters another major state. It is possible to go from fetch to any other state, including back to fetch, depending upon the type of instruction decoded.

SOURCE - Decode the source address field of a double operand instruction (determine the address of the data), and transfer that data to the arithmetic unit. The source major state is entered only if the instruction is the double operand type.

DESTINATION - Decode the destination address field (determine the address of the data), and transfer that data to the arithmetic unit. The destination major state is entered for both single and double operand instructions.

EXECUTE - Perform the instruction. If data is to be operated upon, the arithmetic unit is directed to manipulate the data accordingly; if the result is to be stored, it is transferred from the arithmetic unit to the appropriate location.

Although the major states given follow the sequence of fetch, source, destination, and execute, not all are needed for every instruction; the processor enters only the states necessary to perform the current instruction. <u>Processor Status Word</u> (Figure 3-6) is a self-descriptive title; it is an addressable word location that contains information on the status of the processing. Specifically, the low byte will indicate the following: Current priority level of the processor (bit positions 5-7), instruction trap (bit position 4), and result of the previous operation (bit positions  $\beta$ -3).

8

The priority level of the processor, which can be manipulated by the program at any time, is an integral part of the Automatic Priority Interrupt System of the PDP-11. We will look at all of this in more detail when we later discuss inputoutput programming. Discussion of the trap indicator will also be postponed. Its role will be examined when we present trap instructions during discussion of the PDP-11 instruction set.

We will talk about the four least significant bits of the Processor Status Word, called the <u>condition code bits</u>. Upon the completion of the execute major state of an instruction, these bits are conditionally modified to reflect the result of that instruction (note the direct line from the Arithmetic Unit to the Processor Status Word). The program may then use this information to determine subsequent action. These bits are <u>set</u> as follows:

> C bit (\$) - if there was a Carry from the most significant bit position V bit (1) - if there was arithmetic overflow Z bit (2) - if the result was Zero N bit (3) - if the result was Negative

The central processor also contains a set of eight <u>General Purpose Registers</u> (Figure 3-7). These registers (commonly referred to as  $R\emptyset$ , R1, R2...R7) are addressable word locations with special features that greatly enhance the power and flexibility of the FDP-11.

RØ	
Rl	
R2	
R3	
R4	
R5	
R6	(SP) (PC)
R7	(PC)

Figure 3-7 General Purpose Registers

The registers are called general purpose because each

may be used as an:

(‡

ACCUMULATOR

Where a sum is accumulated in the General Purpose Register

POINTER

Where the General Purpose Register <u>points</u> to the operand (contains the address of the operand)

AUTOINCREMENT REGISTER

Where the General Purpose Register points to the operand (contains the address of the operand); the address is used and then <u>automatically incremented</u>

AUTODECREMENT REGISTER

Where the General Purpose Register points to the operand (contains the address of the operand); the address is first automatically decremented and then used

INDEX REGISTER

Where the General Purpose Register contains an <u>index</u> value that is added to a base address to provide the address of the operand

<u>All addressing with the PDP-11 is accomplished through</u> <u>the General Purpose Registers</u>, and they therefore play a vital role in efficient programming of the machine. We have only listed the addressing features of the registers here, and will examine them in more detail when we later discuss addressing modes.

It should be noted here that two of the eight registers have unique capabilities; R7 serves as the <u>Program Counter</u>, and R6 serves as the <u>Stack Pointer</u>. Both will later be discussed in detail, but a brief description of each follows.

<u>Program Counter (PC)</u> - This register might be better named the Program Pointer; <u>it will always contain the address</u> of the next location to be referenced. It is automatically updated by the processor as it steps through the program (after an instruction is fetched from a location, the Program Counter is stepped to contain the address of the next sequential location).

<u>Stack Pointer (SP)</u> - During the running of a program, there are several circumstances that can cause a change from one sequence of instructions to another (interrupts, traps, error conditions, etc.). The processor will automatically "remember" where it was in the first sequence of instructions by <u>saving a return address (content of the PC) on the Stack</u>. Thus R6, as the Stack Pointer, will contain the address of that location which holds the return address.

#### 3.1.5 Input-Output Devices

Ś

à

The <u>Input Devices</u> associated with a computer system enable data and control information to be entered into the computer. Some devices require that the input information be in a special form (a card reader, for example, accepts only punched cards); other devices do not require any previous preparation of information (the Teletype allows information to be simply typed in). In all cases, these devices translate the various forms of input information into a form which can be handled by the computer.

The <u>Output Devices</u> associated with a computer system enable information (intermediate and final results) to be received from the computer. This output information may be in any of several forms, depending upon the device and the controlling program.

The list of Input-Output devices for the PDP-11 system is a long one. As examples, several of the more common devices are described generally below. The <u>operator's console</u> (Figure 3-8) provides function switches to control the system and indicators to monitor the status of the system.

¥.

5




Figure 3-8 PDP-11 Console

Although it cannot be described as an input-output device, the console is discussed here because it does provide the operator with a direct means of input and output.

To input information (DEPOSIT), the procedure is as follows:

- (1) Specify the 16-bit address with bit positions  $\beta$ -15 of the SWITCH REGISTER (switch UP=1, switch DOWN= $\beta$ )
- (2) Depress the LOAD ADDRESS key (transfers content of the SWITCH REGISTER to the ADDRESS REGISTER)
- (3) Specify the 16-bit contents with bit positions  $\beta$ -15 of the SWITCH REGISTER
- (4) Raise the DEFOSIT key (transfers content of the SWITCH REG-ISTER to the address specified in the ADDRESS REGISTER. Contents also displayed in DATA DISPLAY REGISTER.

The console serves as a means of output in two ways: The function keys may be used to EXAMINE locations on the UNIBUS, and the content of General Purpose Register  $\mathscr{J}$  is automatically displayed in the DATA DISPLAY REGISTER upon the completion of any program.

The EXAMINE procedure is as follows:

Ś

- (1) Specify the 16-bit address with bit positions  $\emptyset$ -15 of the SWITCH REGISTER
- (2) Depress the LOAD ADDRESS key (transfers content of the SWITCH REGISTER to the ADDRESS REGISTER)
- (3) Depress the EXAMINE key (transfers content of the address specified in the ADDRESS REGISTER to the DATA DISPLAY REGISTER)

It should be noted that the operator must LOAD ADDRESS only initially if DEPOSITing or EXAMINing <u>sequential locations</u>. The content of the ADDRESS REGISTER is automatically updated with each DEPOSIT or EXAMINE function.

The procedure for running a program which has been input is as follows:

- (1) Specify the starting address in the SWITCH REGISTER
- (2) Depress the LOAD ADDRESS key
- (3) Set the ENABLE/HALT key to the ENABLE position (transfers control to the processor)
- (4) Depress the START key (begins processor operation)

When the program is completed, the address of the HALT instruction will be in the ADDRESS REGISTER, and the content of General Purpose Register  $\beta$  (which can be the result) will be displayed in the DATA DISPLAY REGISTER. The <u>Model 33 Automatic Send-Receive Teletype Unit</u> (Figure 3-9) is an input-output device provided as standard equipment with most PDP-11 systems.

¥.

6




Figure 3-9 ASR-33 Teletype

Information is input in either of two ways: Typed in by means of the keyboard (1 $\beta$  characters per second), or read in by means of the low speed paper tape reader (1 $\beta$  characters per second).

Information is also output in either of two ways: printed out by means of the teleprinter (1% characters per second), or punched out by means of the low speed paper tape punch (1% characters per second). The High Speed Paper Tape Reader and Punch

(Figure 3-10) is an input-output device available for those users who require faster paper taps reading and punching speeds than those of the standard ASR-33 Teletype.




Figure 3-1Ø High Speed Reader and Punch

۳,

Information is input by means of the high speed photoelectric paper tape reader at the rate of 300 characters per second.

Information is output by means of the high speed paper tape punch at the rate of 5% characters per second.

The <u>High Speed Ling Printer</u> (Figure 3-11) is an output device available in several models for the user who requires a faster printing speed than that of the standard ASR-33.

율.

5





Figure 3-11 High Speed Line Printer

Using the 80 column, 64 character model as an example, information is printed out at the following rates:

356 lines per minute, columns 1-8Ø 46Ø lines per minute, columns 1-6Ø 65Ø lines per minute, columns 1-4Ø 111Ø lines per minute, columns 1-2Ø The <u>DECtape Unit</u> (Figure 3-12) is one of two magnetic tape options available for PDP-11 systems. It is a dual-unit bidirectional magnetic tape transport system for auxiliary information storage.

Ú



## Figure 3-12 DECtape Unit

Information may be input (read) from or output (written) on this device at the rate of 5000 16-bit words per second. The system stores information at fixed positions on the magnetic tape, allowing blocks of the information to be read, written, or replaced without disturbing other previously recorded information. The <u>RC-11 Disk Unit</u> (Figure 3-13) is one of many mass storage devices available for PDP-11 systems. Expandable disk mass storage systems may be used in a number of combinations, and range from the RC-11/RS-64 with a basic storage of 65 thousand words (expandable to 262 thousand) to the RP-11/RP- $\beta$ 2, which stores up to 8 $\beta$  million words in an expanded configuration.

8

Ê.

ъ




Figure 3-13 RC-11 Disk Unit

Information may be input (read) from or output (written) on the RC-11 Disk at the rate of 62,500 16-bit words per second. Information is stored at fixed positions on the disk surface, allowing blocks of the information to be read, written, or replaced without disturbing other previously recorded information.

## 3.2 ADDRESSING MODES

3.2.1 Introduction

a

A program is a series of <u>computer words</u> sequenced to accomplish a particular task. These computer words which comprise the program may be divided into two major categories: <u>Data Words</u> or operands (the values to be operated upon by the instruction words), and <u>Instruction Words</u> (those which access and manipulate the data words).

The Data Word (Figure 3-14) is quite straightforward; it is interpreted as a numerical value to be operated upon.

NUMERICAL VALUE

Figure 3-14 Data Word

The Instruction Word (Figure 3-15), though also numerical, must be interpreted differently. In order to manipulate the data word, the instruction word must access it, and you will recall that words in memory are always referenced by address. The instruction word is therefore of two parts; by convention, certain bits specify the <u>operation code</u> (how the data word is to be manipulated), and the other bits specify the <u>address of the data word</u>.

OPERATION CODE DATA ADDRESS

Figure 3-15 Instruction Word

The PDP-11 instruction set has two types of instruction words that manipulate data; the <u>Single Operand Instruction</u> and the <u>Double Operand Instruction</u>.

The Single Operand Instruction (Figure 3-16) implies one operand, and follows the general format presented earlier.

8

÷.

5

Bit positions 6-15 specify the operation code that defines the instruction to be executed.

Bit positions  $\beta$ -5 specify the <u>destination address field</u> (the address of the operand). This six-bit destination address field consists of two three-bit subfields:

> register subfield (bat positions  $\emptyset$ -2) specifies which of the eight General Purpose Registers is to be used

<u>mode subfield</u> (bit positions 3-5) specifies <u>how</u> that General Purpose Register is to be used





Figure 3-16 Single Operand Instruction Format

The Double Operand Instruction (Figure 3-17) implies two operands, called the <u>source operand</u> and the <u>destination</u> <u>operand</u>. The same general format is again followed, but here there are two address fields (one for each operand), and thus a shorter operation code.

Bit positions 12-15 specify the <u>operation code</u> that defines the instruction to be executed.

Bit positions  $\emptyset$ -5 specify the <u>destination address field</u> (the address of the destination operand). This six-bit destination address field consists of two three-bit subfields: the <u>register subfield</u> (bit positions  $\emptyset$ -2), and the <u>mode</u> <u>subfield</u> (bit positions 3-5).

Bit positions 6-11 specify the <u>source address field</u> (the address of the source operand). This six-bit source address field consists of two three-bit subfields: the <u>register subfield</u> (bit positions 6-8), and the <u>mode subfield</u> (bit positions 9-11).





6

ž.

The meaning of our earlier statement - <u>all addressing</u> with the PDP-11 is accomplished through the General Purpose <u>Registers</u> - should now be clear. In specifying the address of the data (address field), one of the eight registers is selected (register subfield) along with one of several addressing modes (mode subfield).

These addressing modes enable the easy access and manipulation of data. They are especially efficient and flexible in handling of structured data (tables, lists, character strings, etc.), since a great deal of the data processed by the computer is organized in this manner.

We will examine each of the addressing modes in detail, and use the following instructions for illustration:

MNEMONIC CODE+	OCTAL CODE	DESCRIPTION
<u>CLR</u> DST	<i>ØØ5Ø</i> DD	CLeaR (replace with zeros) the contents of the DeSTination location
<u>inc</u> d <b>st</b>	<u>øø52</u> DD	INCrement (add 1 to) the contents of the DesTination location
MOV BRC, DET	<u>Ø1</u> 88DD	MOVe the SouRCe operand to the DeSTination location (source operand unaffected; destination operand replaced by the source operand)
ADD SRC, DST	<u>Ø6</u> 88DD	ADD the SouRCe operand to the DeSTination operand (source operand unaffected; DeSTination operand replaced by the sum)

ġ

\*symbolic code devised for ease of recognition and retention which must be converted to machine (binary) code by some device or routine before it can be executed by the computer

# 3.2.2 General Register Addressing Modes

There are eight General Register Addressing Modes, and any mode may be used with any of the General Purpose Registers to access the operand. Though each of these eight modes is unique, and we will discuss the specific application of each, we may categorize them as follows according to how they use the General Purpose Register:

(1) DIRECT ADDRESSING

where the register contains the operand.

OPERAND GPR

(2) INDIRECT ADDRESSING

where the register contains the address of the operand (the effective address).



(3) DEFERRED ADDRESSING

where the register contains the address of the effective address.

# 3.2.2.1 Direct Addressing

There is one mode where the register is used to contain the operand:

REGISTER MODE

٩,

۶.

REGISTER MODE

Assembler	Syntax*	Octal	Code
Rn		ø	

Register Mode specifies that the register contains the operand. The register is thus used to hold data while it is manipulated.

Example: The content of R3 is incremented

Location 500 contains the instruction code for INC R3

ØØØ5ØØ ØØ52Ø3

Before Execution:

000013 R3

> The content of R2 is added to the content of R5 Example:

> > Location 2000 contains the instruction code for ADD R2

> > > ØØ2ØØØ [Ø6Ø2Ø5

Bef nı

R2	<b>øøøøø</b> 6
R5	ØØØ231

After Execution:

After Execution:

000014

R3

øøøøø6 **R2** ØØØ237 **R5** 

\*The percent sign (%) indicates a General Purpose Register to the PDP-11 Assembler, and may be used. Typically, however, the registers are defined as follows: RØ = %Ø

R1 = %1R2 = %2R3 = %3 R4 = %4 R5 = %5 8P = %6 PC = %7 These definitions will be used throughout this book.

ojo	contains	τ
,R5		

ore	Execut	:10

R2	<b>øøøøø</b> 6
R5	ØØØ231

### 3.2.2.2 Indirect Addressing

There three modes where the register is used to contain the address of the operand (the effective address):

REGISTER DEFERRED MODE - where the content of the register is used as a "pointer" to the operand and <u>is not</u> modified.

÷.

AUTOINCREMENT MODE - where the content of the register is used as a "pointer" to the operand <u>and then is</u> <u>automatically stepped ahead</u> so that it points to the next sequential operand in a table or list.

AUTODECREMENT MODE - where the content of the register <u>is first automatically stepped back</u> and then used as a "pointer" to an operand in a table or list.

Although INDEXED MODE does not meet our general statement exactly (register contains the effective address), it is included in this category because the register will contain <u>part</u> of the effective address. As we will soon discuss, the register contains an index word which is added to a base address to form the address of the operand.

#### REGISTER DEFERRED MODE

Assembler Syntax	Octal Code
(Rn)	1

Register Deferred Mode specifies that the <u>register</u> <u>contains the address of the operand (the effective address)</u>. The content of the selected register is not affected; it is used as a "pointer" to the operand.

Example: The content of R4 is the address of the operand; replace the operand with zeros

Location  $3\emptyset 3\emptyset$  contains the instruction code for <u>CLR (R4)</u>

ØØ3Ø3Ø ØØ5Ø14

Before Execution:

After Execution: R4 ØØ7ØØØ

ØØØØØØ

ØØ7ØØØ

R4	ØØ7ØØØ
øø7øøø	123456

Example: The content of R2 is the address of the operand; move the operand to R5

Location 5 # contains the instruction code for <u>MOV (R2),R5</u>

ØØØ5ØØ Ø112Ø5

Before Execution:

R2	ØØløøø
<b>R</b> 5	111666
øøløøø	ØØØ555

After Execution:

R2	øøløøø
R5	ØØØ555
ØØ1ØØØ	ØØØ555

#### AUTOINCREMENT MODE

Assembler Syntax	Octal Code
(Rn)+	2

Autoincrement Mode specifies that the <u>register contains</u> <u>the address of the operand (the effective address)</u>, just as with Register Deferred Mode. The difference is that <u>after</u> the content of the register is used as a pointer to the operand, <u>it is auto-</u> <u>matically stepped so that the register then points to the next</u> <u>sequential operand</u>.


Autoincrement Mode thus provides for the automatic stepping of a pointer through a table or list of operands. Although especially useful for this type of processing, this mode is completely general and may be used for a variety of purposes.

Example: R1 contains the address of the operand; increment the operand <u>and then step the content</u> <u>of R1 by two</u> so that it will point to the next sequential word operand (in a table of operands)

Location 1000 contains the instruction code for <u>INC (R1)</u>



Before Execution:



In typical operation, the program would loop back and repeat this same instruction a sufficient number of times to increment each of the entries in the table.

After Execution:



#### AUTODECREMENT MODE

Assembler	Syntax	Octal	Code
-(Rr	n)	4	

Autodecrement Mode specifies that the <u>register contains</u> <u>the address of the operand (the effective address)</u>, and as with Autoincrement Mode, this address will be modified. The difference is that with Autodecrement Mode, the content of the register is <u>automatically stepped back</u>, and <u>then used</u> as a pointer to the operand. Autodecrement Mode thus provides for the processing of structured data in an inverse direction.

We will later discuss how these post-increment (Autoincrement Mode) and pre-decrement (Autodecrement Mode) features are used to manipulate dynamic tables called <u>stacks</u>.

Example: Replace the operands in Table A with the operands in Table B (in inverse order)

R3 contains the address of the first operand in Table A; R4 contains the address of the next sequential location after the last operand in Table B

Location 5# contains the instruction code for <u>MOV - (R4), (R3)+</u>

ØØØ5ØØ Ø14423

The results of typical program operation are shown below. The program has looped back and repeated the instruction five times to accomplish the task.

R3	ØØ1ØØØ
R4	ØØ3912

Table A		Tal	ole B
ØØ1 ØØØ	Ø12345	рязряр	Ø22222
ØØ1ØØ2	111111	ØØ3ØØ2	844231
ØØ1ØØ4	844222	ØØ3ØØ4	\$56789
ØØ1ØØ6	161N10	ØØ3ØØ6	\$797157
øølølø	Ø1Ø1Ø1	øø3ø1ø	Ø6Ø6Ø6

R3	ØØ1ØØ2
R4	ØØ3Ø1Ø

Table A		Tab	le B
ØØ1ØØØ	Ø6Ø6Ø6	ØØ3ØØØ	Ø22222
ØØ1ØØ2	111111	993ØØ2	Ø44231
ØØ1ØØ4	ØØØ222	ØØ3ØØ4	Ø567ØØ
ØØ1ØØ6	1Ø1Ø1Ø	ØØ3ØØ6	Ø7Ø7Ø7
ØØ1Ø1Ø	Ø1Ø1Ø1	ØØ3Ø1Ø	Ø6Ø6Ø6

R3	ØØ1ØØ4
R4	ØØ3ØØ6

Table A		Tab	le B
	ререре	<i>р</i> øзøрр	Ø22222
ØØ1ØØ4	Ø7Ø7Ø7	ØØ3ØØ2	Ø44231
	ØØØ2222	ØØ3ØØ4	Ø567ØØ
	101010	ØØ3ØØ6	Ø7Ø7Ø7
	010101	ØØ3Ø1Ø	Ø6Ø6Ø6

R3	ØØ1ØØ6
R4	ØØ3ØØ4

Table A		Tab	le B
	рбрбрб		Ø22222
	Ø7Ø7Ø7		Ø44231
ØØ1ØØ4	Ø56799		ø567øø
øøløø6 øølølø	1Ø1Ø1Ø Ø1Ø1Ø1		Ø7Ø7Ø7 Ø6Ø6Ø6
μμιμιμ	papapa	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	7-7-7-

R3	ØØ1Ø1Ø
R4	ØØ3ØØ2

Table A	Tab	le B
alaga gerege	rø3øøø	Ø22222

øøløøø	ØFSEØG	ррзрр	Ø22222
	979797	ØØ3ØØ2	Ø44231
	Ø567ØØ	ØØ3994	Ø567@Ø
	Ø44231	ØØ3ØØ6	\$7\$7\$7
	ø1ø1ø1	ØØ3Ø1Ø	ø6ø6ø6
	La contraction of the second		

AFTER EXECUTION:

	R3	ØØ1ØØ2	
	R4	ØØ3Ø1Ø	
Tab	le A	Tab	le B
ØØ1ØØØ	Ø6Ø6Ø6	øøşøøø	Ø22222
ØØ1 <b>ØØ2</b>	111111	ØØ3ØØ2	944231
ØØ1ØØ4	809222	ØØ3ØØ4	Ø567ØØ
ØØ1ØØ6	101010	ØØ3ØØ6	\$7\$7\$7
øølølø	ø1ø1ø1	ØØ3Ø1Ø	ø6ø6ø6

4

10

ø

R3	ØØ1ØØ4
R4 -	ØØ3ØØ6

Table A Table B and and Inchester 

ØØløøø	Ø5Ø6Ø6	ØØ3ØØØ	922222
ØØ1ØØ2	Ø7Ø7Ø7	ØØ3ØØ2	Ø44231
ØØ1Ø <b>Ø</b> 4	ØØØ222	ØØ3ØØ4	ø567øø
ØØ1ØØ6	101010	ØØ3ØØ6	\$79797
øølølø	Ø1Ø1Ø1	ØØ3Ø1Ø	Ø6Ø6Ø6

R3	ØØ1ØØ6
R4	ØØ3ØØ4

Mable D

7.61	ote R	140	TE R
ØØ1ØØØ	Ø6Ø6Ø6	ØØ3ØØØ	Ø22222
ØØ1ØØ2	Ø7Ø7Ø7	ØØ3ØØ2	Ø44231
ØØ1ØØ4	Ø567ØØ	ØØ3ØØ4	Ø567ØØ
ØØ1ØØ6	1Ø1Ø1Ø	ØØ3ØØ6	Ø7Ø7Ø7
ØØ1Ø1Ø	Ø1Ø1Ø1	ØØ3Ø1Ø	Ø6Ø6Ø6

Mable D

R3	øølølø
R4	ØØ3ØØ2

Table A Table B ØØ3ØØØ ØØ3ØØ2 ØØ3ØØ2 ØØ3ØØ4 Ø567ØØ ØØ3ØØ6 Ø7Ø7Ø7 ØØ3Ø1Ø Ø6Ø6Ø6

R3	ØØ1Ø12
R4	ррзррр

• Table B Table A

ØØ1ØØØ	Ø6Ø6Ø6	<i>ø</i> øзøøø	Ø22222
ØØ1ØØ2	\$7\$7\$7	ØØ3ØØ2	Ø44231
ØØ1ØØ4	Ø567ØØ	ØØ3ØØ4	Ø567ØØ
ØØ1ØØ6	Ø44231	ØØ3ØØ6	Ø7Ø7Ø7
øølølø	Ø22222	ØØ3Ø1Ø	Ø6Ø6Ø6

#### INDEXED MODE

1

t

Assembler Syntax	Octal Code
X(Rn)	6

Indexed Mode specifies that the <u>register contains an</u> <u>index word which is added to a base address</u> (contained in a location following that of the instruction word) <u>to form the</u> <u>address of the operand</u>.\* Neither the index word nor the base address word is affected.

Indexed Mode thus provides for the random access of operands in data structures. The index word (the content of the selected register) is modified by the program to access the desired operands in the table or list.

Example: Clear the third operand in Table A

R5 contains the index word; location  $7\emptyset 2$  contains the base address of Table A

Location  $7\emptyset\emptyset$  contains the instruction code for <u>CLR  $1\emptyset\emptyset\emptyset(R5)$ </u>

øøø7øø	ØØ5Ø65
øøø7ø2	ØØløøø

Before Execution:

R5	ØØØØØ4
øøø7ø2	ØØIØØØ

Table A

ØØ1ØØØ ØØ1ØØ2 ØØ1ØØ4 ØØ1ØØ6 ØØ1ØØ6	Ø6Ø6Ø6 Ø7Ø7Ø7 Ø567ØØ Ø44231
ØØ1Ø1Ø	Ø1Ø1Ø1

After Execution:

R5	ØØØØØ4
700	ad dad

ØØØ7Ø2 ØØ1ØØØ

Table A

ØØlØØØ	Ø6Ø6Ø6
ØØ1ØØ2	ø7ø7ø7
ØØ1ØØ4	ØØØØØØ
øøløø6	Ø44231
ØØIØIØ	Ø1Ø1Ø1

\*This is the more common usage. Realize that at the programmer's option, the selected register may hold the base address.

### 3.2.2.3 Deferred Addressing

There are two modes where the register is used to contain the address of the effective address:

AUTOINCREMENT DEFERRED MODE - where the content of the register is used as a pointer to the address of the operand in a table of effective addresses. It is <u>first used</u>, and <u>then</u> <u>automatically stepped ahead</u>. ŝ.

AUTODECREMENT DEFERRED MODE - where the content of the register is used as a pointer to the address of the operand in a table of effective addresses. It is <u>first automatically</u> <u>stepped back</u>, and <u>then used</u>.

Although INDEXED DEFERRED MODE does not meet our general statement exactly (register contains the address of the effective address), it is included in this category because the register will contain <u>part</u> of the address of the effective address. The register contains an index word which is added to a base address to form the address of the effective address.

#### AUTOINCREMENT DEFERRED MODE

4

쑫

Assembler Syntax	Octal Code
<b>@(</b> Rn)+	3

Autoincrement Deferred Mode specifies that the <u>register</u> <u>contains the address of the effective address</u>. The content of the selected register is used as the address of the effective address, <u>and then is automatically stepped ahead to the</u> next sequential address.

Autoincrement Deferred Mode thus provides for automatically stepping through a table of addresses, commonly called a dispatch table, as a means of accessing operands. The effect of the instruction is dispatched through this table to the operand.

Example: Clear the first operand in Tables A, B, and C R4 contains the address of the first effective address in the dispatch table

> Location 5# contains the instruction code for <u>CLR  $\oplus$  (R4)+</u>

## ØØØ5ØØ ØØ5Ø34

The results of typical program execution are shown below. The program has looped back and repeated the instruction three times to accomplish the task.

## R4 ØØØ7ØØ

**Dispatch Table** 

7øø7øø	ØØ1ØØØ
8ØØ7Ø2	<b>A</b> \$2\$\$\$
ØØ7Ø4	ØØ3ØØØ
ØØ7Ø6	ØØ49ØØ
8ØØ71Ø	ØØSØØØ

Table A	
---------	--

Table A

Table B

Table C

Table C

141414

151515

161616

171717

131313

141414

151515

161616

171717

131313

øøløøø	Ø12345	<b>୭୭</b> 2୭ <b>୭</b> ୭	122221	<b>ø</b> øзøøø
ØØ1ØØ2	Ø54321	ØØ2ØØ2		ØØ3ØØ2
ØØ2ØØ4	123456	ØØ2ØØ4	144441	ØØ3ØØ4
ØØ2ØØ6	ØØØ111	ØØ2ØØ6	155551	ØØ3ØØ6
ØØ2Ø1Ø	111000	ØØ2Ø1Ø	166661	ØØ3Ø1Ø

	. 1	
R4		ØØØ7Ø2

**Dispatch Table** 

øøø7øø	ØØ1ØØØ
ØØØ7Ø2	RR26.00
øøø7ø4	ØØ3ØØØ
ØØØ7Ø6	ØØ4ØØØ
ØØØ71Ø	ØØSØØØ

Table B

991999 991992 992994 992996	<b>888888</b> 854321 123456 888111	ØØ2ØØØ ØØ2ØØ2 ØØ2ØØ4 ØØ2ØØ6	122221 133331 144441 155551	<b>\$\$3\$\$\$\$</b> <b>\$\$3\$\$\$2</b> \$\$3\$\$\$ <b>2</b> \$\$3\$\$\$4 \$\$3\$\$\$6
ØØ2Ø1Ø	111000	ØØ2Ø1Ø	166661	ØØ3Ø1Ø

R4	ØØØ7Ø4

Dispatch Table

øøø7øø	ØØ1ØØØ
øøø7ø2	PP2EPP
ØØØ7Ø4	ØØ3ØØØ
øøø7ø6	ØØ4ØØØ
ØØØ71Ø	ØØ5ØØØ
ØØØ7Ø4 ØØØ7Ø6	ррзррр рр4ррр

Tab	le A
ØØ1ØØØ	<b>ØØØØØØ</b>
ØØ1ØØ2	Ø54321
ØØ2ØØ4	123456

ØØØ111

11100

ØØ2ØØ6

øø?^

øø2øø2	<i>dagaga</i> 133331 144441
ØØ2ØØ6	155551 166661

0

Table B

ØØ3ØØ2	151515
	161616
	171717
ØØ3Ø1Ø	131313

Table C

ØØ3ØØØ 141414

R4 ØØØ7Ø2

#### Dispatch Table

øøø7øø	ØØ1ØØØ
ØØØ7Ø2	662600
ØØØ7Ø4	ØØ3ØØØ
ØØØ7Ø6	£94029
ØØØ71Ø	ØØ57ØØ

Table A

Tal	ы	•

С

ØØ1ØØØ ØØ1ØØ2 ØØ2ØØ4	000000 054321	ØØ2ØØØ ØØ2ØØ2	122221 133331	ØØ3ØØØ ØØ3ØØ2	141414 151515
ØØ2ØØ4	123456	ØØ2ØØ4	144441	ØØ3ØØ4	161616
ØØ2ØØ6	ØØØ111	ØØ2ØØ6	155551	ØØ3ØØ6	171717
ØØ2Ø1Ø	111ØØØ	ØØ2Ø1Ø	166661	ØØ3Ø1Ø	131313

Table B

R4	ØØØ7Ø4
Dispate	n Table

øøø7øø	øø1øøø]
ØØØ7Ø2	ØØ2COØ
ØØØ7Ø4	ØØ3ØØØ
ØØØ7Ø6	ØØ4Ø3Ø
øøø71ø ·	øøsøøø

Table A

Table

Table C

øøløøø	gegggg	øø2øøø	aaaaaa	<i>ø</i> øзøøø	141414
ØØ1ØØ2	Ø54321	ØØ2ØØ2	133331	ØØ3ØØ2	151515
ØØ2ØØ4	123456	ØØ2ØØ4	144441	ØØ3ØØ4	161616
ØØ2ØØ6	ØØØ111	ØØ2ØØ6	155551	ØØ3ØØ6	171717
øø2ø1ø	111000	ØØ2Ø1Ø	166661	ØØ3Ø1Ø	131313

В

# R4 ØØØ.7Ø6

Dispatch Table

øøø7øø	ØØ1ØØØ
	Ø129.9Ø
ØØØ7Ø4	ØØ3¢ØØ
øøø7ø6	Ø\$1989
øøø71ø	øø5øøø

Table A		Tab
ØØ1ØØØ ØØ1ØØ2 ØØ2ØØ4 ØØ2ØØ6 ØØ2Ø1Ø	ØØØØØØ Ø54321 123456 ØØØ111 111ØØØ	ØØ2ØØØ ØØ2ØØ2 ØØ2ØØ4 ØØ2ØØ6 ØØ2Ø1Ø

Table B		Tab	le C
øøø	<b>ØØØØØØ</b>	<i>ø</i> øзøøø	2000
ØØ2	133331	ØØ3ØØ2	1515
øø4	144441	ØØ3ØØ4	1616
ØØ6	155551	ØØ3ØØ6	1717
øiø	166661	ØØ3Ø1Ø	1313

000000 151515
151515
161616
171717
1313121
7
~

s.

۵

#### AUTODECREMENT DEFERRED MODE

Assembler	Syntax	Octal	Code
<b>9-</b> (R1	n)	5	

Autodecrement Deferred Mode specifies that the <u>register</u> <u>contains the address of the effective address</u>. The content of the selected register <u>is first automatically stepped back</u>, and <u>then used</u> as the address of the effective address.

Autodecrement Deferred Mode thus provides for automatically stepping through a table of addresses in an inverse direction.

Example: Increment the operand

The content of R2 is automatically stepped back, and then used as the address of the effective address (the address of the address of the operand)

Location  $2\emptyset\emptyset\emptyset$  contains the instruction code for <u>INC  $\emptyset$ -(R2)</u>

ØØ2ØØØ ØØ5252

Before Execution:

After Execution:

R2	ØØ1ØØØ
ØØløøø	ØØSØØØ
ØØ5ØØØ	111112

R2 ØØ1ØØ2 ØØ1ØØØ ØØ5ØØØ ØØ5ØØØ 11111

### INDEXED DEFERRED MODE

Octal Code Assembler Syntax 7 **eX(**Rn)

Indexed Deferred Mode specifies that the register contains an index word which is added to a base address (contained in a location following that of the instruction) to form the address of the effective address. Neither the index word nor the base address is affected.

Indexed Deferred Mode thus provides for the random access of operands in data structures through a table of addresses.

Using Dispatch Table A, add the first operand Example: in Table C to the content of R5

> RØ contains the index word; location 502 contains the base address for Dispatch Table A

Location 500 contains the instruction code for ADD @700(RØ),R5

øøø5øø	Ø67ØØ5
øøø5ø2	ØØØ7ØØ

Before Execution: **R5** 111111 1ø1ø1ø R5 999994 RØ ØØØØØ4 RØ ØØØ7ØØ ØØØ5Ø2 tøøø7øø ØØØ5Ø2 Dispatch Table A Table C Dispatch Table A Table C ØØ3ØØØ ØØ1ØØØ ØØ3ØØØ Ø1Ø1Ø1 øøø7**øø** Ø1Ø1Ø1 ØØØ7ØØ ØØ1ØØØ ØØ3ØØ2 ØØØ7Ø2 002000 020202 002000 ØØ3ØØ2 Ø2Ø2Ø2 ØØØ7Ø2 ØØØ7Ø4 003000 ØØ3ØØ4 030303 Ø3Ø3Ø3 003000 ØØ3ØØ4 ØØØ7Ø4 004000 ØØ3ØØ6 ØØ3ØØ6 ØØØ7Ø6 **ØØØ7Ø**6 004000 ØØ3Ø1Ø ØØØ71Ø ØØ3Ø1Ø ØØØ71Ø 1005000

After Execution:

### 3.2.3 Program Counter Register Addressing Modes

You will recall that Register 7, although a General Furpose Register, also functions as the Program Counter for the PDP-11. In this role, it always contains the address of the next location to be referenced, and is automatically updated by the processor during program operation (after an instruction is fetched from a location, the Program Counter is automatically stepped to contain the address of the next sequential location).

Although any of the eight General Register Addressing Modes we have just discussed may be used in conjunction with any of the eight General Purpose Registers, there are four of these modes with which the Program Counter can provide special advantages for the handling of unstructured data. These are called the Program Counter Register Addressing Modes.

It is important to remember that these "special effect" modes, although classed separately and given unique names, are in operation the same General Register Addressing Modes we have discussed; the only difference is that the register selected is <u>always</u> Register 7, the Program Counter.

#### IMMEDIATE MODE

Assembler Syntax Octal Code #n Program Counter Autoincrement Mode Register

IMMEDIATE MODE provides for fast access of an operand in that the operand is in a location IMMEDIATELY following that of the instruction word. The operand is actually part (a second word) of the instruction.

This mode uses to good advantage the fact that the processor automatically steps the content of the Program Counter (so that it then points to the operand) after fetching the instruction. When the instruction is executed (the address field is Autoincrement Mode with the PC), the operand is obtained and the content of the Program Counter is stepped (because of the Mode) to the next sequential location.

Example: Move the value 1000 to R4

Locations 54Ø and 542 contain the code for <u>MOV #1ØØØ\_R4</u>

ØØØ54Ø	Ø127Ø4
ØØØ542	ØØ1ØØØ

R4 123456 PC ØØØ54Ø ØØØ54Ø Ø127Ø4 ØØ1ØØØ

Before Execution:


After Execution:

3

\$

÷.

R4	øøløøø
PC	ØØØ544
ØØØ54Ø ØØØ542	Ø127Ø4 ØØ1ØØØ



₩.

ş

## Figure 3-18 Immediate Mode

Assembler Syntax

Octal Code


@#A

37	
Autoincrement	Program Counter
Deferred Mode	<b>Register</b>

ABSOLUTE MODE is Autoincrement Deferred Mode using the Program Counter, where the location immediately following that of the instruction contains the address of the operand.

The immediate data is called an ABSOLUTE address because <u>this address remains constant no matter where in memory the</u> <u>instruction is located and executed</u>. What is the implication? With the PDP-11, programs (and thus the instructions which comprise them) can be <u>relocated</u> in memory for subsequent execution. ABSOLUTE MODE is used to specify the address of an operand when it is desired to have that address be ABSOLUTE regardless of the program (instruction) location at execution time.

As illustrated by Figure 3-19, the same instruction is executed from different locations in memory, and because ABSOLUTE addressing is used, the address of the operand remains constant.



Example: Move the content of location 700 to R3


Locations 1000 and 1002 contain the code for MOV 0#700,R3



Before Execution: R3 123456


PC	ØØ1ØØØ
øøø7øø	111111

After Execution:



Example: Move the content of location  $7\emptyset\emptyset$  to R3

Locations 5000 and 5002 contain the code for MOV @#700,R3



Before Execution: R3 123456 PC ØØ5ØØØ ØØØ7ØØ 111111 After Execution:

|--|

PC ØØ5ØØ4

øøø7øø 111111

Assembler Syntax

Octal Code

	•
1	•

67.

	X	
Indexed	Program	Counter
Mode	Regis	ster

9

RELATIVE MODE is <u>used whenever direct reference is made to</u> <u>a memory location</u>, and is assembled as Indexed Mode using the Program Counter. Because the content of the Program Counter is used in the address calculation, the address of the operand is <u>not</u> absolute; it is RELATIVE to the address of the instruction.

Recall that Indexed Mode forms the effective address by adding the content of the specified register (index value) to the content of a location following that of the instruction word (base address). Relative Mode works in the same way, with two distinguishing points:

- 1. The specified register is the Program Counter, and its content will be updated <u>during</u> the execution of the instruction.
- 2. The address in the location following that of the instruction is here called an OFFSET, because it serves as an offset to the content of the updated Program Counter.
  - The following algorithms are used by the assembler: EFFECTIVE ADDRESS = OFFSET + UPDATED PC OFFSET = EFFECTIVE ADDRESS - UPDATED PC

Example: Increment the content of location TALLY

Locations  $5\emptyset\emptyset$  and  $5\emptyset2$  contain the code for <u>INC TALLY</u>


ØØØ5ØØ ØØ5267 ØØØ5Ø2 ØØØØ74

After Execution:

- TALLY 123457
  - PC ØØØ5Ø4

Before Execution:

TALLY 123456 PC ØØØ5ØØ



EFFECTIVE ADDRESS = OFFSET + UPDATED PC =  $\emptyset \emptyset \emptyset \emptyset 74$  +  $\emptyset \emptyset \emptyset 5 \emptyset 4$ (8) (8) =  $\emptyset \emptyset \emptyset 6 \emptyset \emptyset$ (8)

Figure 3-2Ø Relative Mode

Why have two modes (Absolute and Relative) which achieve the same purpose? Though each is used to specify the address of the operand, the method used is <u>not</u> the same, and that is the reason for the existence of both.


If the program is always to be loaded and executed at the same locations in memory, either mode may be used; there is no particular advantage to using one in preference to the other. If, however, the program is to be loaded and executed at various locations in memory (<u>relocated</u>), then there is a preference; Relative mode should be used.


The key to this usage preference is that when a program is relocated, it should be as a <u>complete entity</u>. This means that <u>all</u> locations used by the program (instructions <u>and</u> storage) should be relocated, and that therefore no absolute references be made.


To help clarify this point, let's look at a simple (but not terribly productive!) program wherein the same instructions are used with both Absolute and Relative modes.


BEGIN:	CLR @#SAVE	BEGIN:	CLR SAVE
	HALT		HALT
SAVE:	ø	SAVE	ø


As illustrated by Figure 3-21, both programs were assembled and loaded beginning at location  $5\emptyset\emptyset$ , and then relocated so that they begin at location  $3\emptyset\emptyset\emptyset$ . In relocating, the difference becomes clear. With Absolute mode, a location used by the program has been left "dangling" far behind; with Relative mode, our program remains a "compact" whole. s
















#### RELATIVE DEFERRED MODE

Assembler Syntax Octal Code **6**λ 77. Program Counter Relative Deferred Mode Régister

RELATIVE DEFERRED MODE is assembled as Indexed Deferred Mode using the Program Counter. It is similar to Relative Mode, but with the additional level of deferral, the calculation OFFSET + UPDATED PC yields the <u>address</u> of the effective address.

Example: Clear the location pointed to by the content of location 1000

Locations  $5\emptyset\emptyset$  and  $5\emptyset2$  contain the code for <u>CLR @1000</u>

øøø5øø ØØ5Ø ØØØ5Ø2 000274

Before Execution:

ØØ1ØØØ ØØ2ØØØ

ØØ2ØØØ 171717

PC ØØØ5ØØ

After Execution:

øø1øøø øø2øøø øø2øøø øøøøøø

PC ØØØ5Ø4

3

3.2.4 EXERCISES

The following examples based upon the discussion of General Purpose Registers are presented as an optional exercise for the reader. The answers can be found in Appendix B.

### 3.2.4.1 General Register Addressing Modes

Complete the chart below. This is an instruction list, not a program (consider the given values to be true for each instruction). Given:  $(R1)=1\emptyset\emptyset\emptyset$ ,  $(R2)=2\emptyset\emptyset\emptyset$ ,  $(2\emptyset\emptyset\emptyset)=6\emptyset\emptyset\emptyset$ ,  $(1776)=5\emptyset\emptyset\emptyset$ ,  $(21\emptyset\emptyset)=4\emptyset\emptyset\emptyset$ 

SYMBOLIC CODE	OCTAL CODE	SOURCE EFFECTIVE ADDRESS	DESTINATION EFFECTIVE ADDRESS	(R2)
MOV R1,R2				
MOV R1,(R2)				
MOV R1,(R2)+	Ø1Ø122	R1	ZØØØ	2002
MOV R1,-(R2)				
MOV R1,1ØØ(R2)				
MOV R1,@1ØØ(R2)				
MOV R1,@-(R2)				
MOV R1,@(R2)+				

### 3.2.4.2 Program Counter Register Addressing Modes

Complete the chart below. This is an instruction list, not a program (consider the given values to be true for each instruction). Given:  $(R\emptyset)=7\emptyset\emptyset\emptyset$ ,  $(PC)=5\emptyset\emptyset$ ,  $(123456)=3\emptyset\emptyset\emptyset$ ,  $(3\emptyset\emptyset\emptyset)=3\emptyset\emptyset$ 

SYMBOLIC CODE	OCTAL CODE	SOURCE EFFECTIVE ADDRESS	DESTINATION EFFECTIVE ADDRESS	(RØ)
MOV #123456,RØ				
MOV @#123456,RØ				
MOV 123456,RØ	122752	123456	RØ	3000
MOV @123456,RØ				

#### 3.3 INSTRUCTION SET

### 3.3.1 Introduction

Before you can write a program, you must have a working knowledge of the instruction set which you are to use. We will then discuss the PDP-11 instruction set, but because this book is introductory in nature, we will limit our discussion to only a part of the basic set. (It is expected that you shall soon become expert and seek the power of the complete instruction set!)

Those instructions we are to discuss will be first listed by format, and then grouped according to function for a more detailed presentation.


Abbreviations, symbols, and other esoteric markings used are as follows:

R or reg = general register (3 bits),  $\emptyset$ -7 SS or src = source address field DD or dst = destination address field  $\bigwedge$  = AND  $\bigvee$  = Inclusive OR  $\because$  = Exclusive OR loc = arbitrary location  $\blacksquare$  =  $\emptyset$  for word; 1 for byte xxx = offset (8 bits) CONDITION CODE LEGEND  $\emptyset$  = Clear 1 = Set \* = Conditionally Set - = Not Affected

## 3.3.2 Formats

33

# 3.3.2.1 Condition Code Operate Group



## Figure 3-23 Condition Code Operate Format

MNEMONIC	INSTRUCTION	COND				
			N	Z	V	C
CLC	CLear C	ØØØ241	-	-	-	ø
CLV	CLear V	ØØØ242	-	-	ø	-
CLZ	CLear Z	ØØØ244	. –	ø	-	-
CLN	CLear N	ØØØ25Ø	ø	-	-	-
SEC	SEt C	ØØØ261	-	-	-	1
SEV	SEt V	ØØØ262	-	-	1	-
SEZ	SEt Z	ØØØ264	-	1	-	-
SEN	SEt N	øøø27ø	1	-	-	-
CCC	Clear all	ØØØ257	ø	ø	ø	ø
SCC	Set all	ØØØ277	1	1	1	1

# 3.3.2.2 Single Operand

15				6	5		ø
	oper	n c	ode-			- dst	

Figure 3-24 Single Operand Format

Ô

₹

Ð

8

MNEMONIC	INSTRUCTION	OPERATION CODE	Cond N	ITI Z	ON V	CODES C
CLR(B)	CLeaR	₫ø5ødd	ø	1	ø	ø
COM(B)	COMplement	Ø51DD	*	*	ø	1
INC(B)	INCrement	∎ø52DD	*	*	*	-
DEC(B)	DECrement	₩Ø53DD	*	*	*	-
NEG(B)	NEGate	₿Ø54DD	*	*	*	*
TST(B)	TeST	<b>Ø</b> Ø57DD	*	*	ø	ø
ROR (B)	ROtate Right	₩Ø6ØDD	*	*	*	*
ROL(B)	ROtate Left	<b>■</b> ø61DD	*	*	*	*
ASR(B)	Arithmetic Shift Right	∎ø62DD	*	*	*	*
ASL(B)	Arithmetic Shift Left	∎ø63DD	*	*	*	*
JMP	JuMP	ØØØ1DD	-	-	-	-
SWAB	SWAp Bytes	ØØØ3DD	*	*	ø	ø

# 3.3.2.3 Double Operand




Figure 3-25 Double Operand Format

MNEMONIC	INSTRUCTION	OPERATION CODE	CONDITION CODES NZVC	5
MOV(B)	MOVe	<b>MISSDD</b>	* * ø -	
CMP(B)	CoMPare	2SSDD	* * * *	
BIT(B)	BIt Test	<b>B</b> 3SSDD	* * ø -	
BIC(B)	BIt Clear	E4SSDD	* * ø 1	
BIS(B)	BIt Set	<b>E</b> 5SSDD	* * ø 1	
ADD	ADD	Ø6SSDD	* * * *	
SUB	SUBtract	16SSDD	* * * *	

.

# 3.3.2.4 Operate Group




Figure 3-26 Operate Group Format

8

ę

8

MNEMONIC	INSTRUCTION	OPERATION CODE	CONDITION C	CODES
			n z v	С
HALT	HALT	øøøøøø		-
RTI	ReTurn from Interrupt	ØØØØ2	* * *	*
TRAP	TRAP	1Ø44ØØ to 1Ø4777	* * *	*

# 3.3.2.5 Branches

٩




Figure 3-27 Branch Format

MNEMONIC	INSTRUCT	FION OI	PERATION CODE	Cond: N			CODES C
BR	BRanch (uncondit	tional)	ØØØ4ØØ+xxx	-		-	-
BNE	Branch if	Not Equal Ø	ØØ1ØØØ+XXX	-	•	-	-
BEQ	Branch if	Equal Ø	ØØ14ØØ+XXX	-	-	-	-
BPL	Branch if	PLus	1øøøøø+xxx	-	-	-	
BMI	Branch if	MInus	1øø4øø+xxx	-	-	-	-
BVC	Branch if Clear	oVerflow	1ø2øøø+xxx	-	-	-	-
BVS	Branch if	oVerflow Set	1ø24øø+xxx	-	-	-	-
BCC	Branch if	Carry Clear	1ø3øøø+xxx	-	-	-	-
BCS	Branch if	Carry Set	1ø34øø+xxx	-	-	-	-
BHI	Branch if	HIgher	løløøø+xxx	-	-	-	-
BLOS	Branch if Same	LOwer or	løl4øø+xxx	-	-	-	-
BHIS	Branch if Same	Higher or	1ø3øøø+xxx	-	-	-	-
BLO	Branch if	LOwer	1ø34øø+xxx	-	-	-	-
BGE	Branch if or Equal	Greater than Ø	ØØ2ØØØ+xxx	-	-	-	-
BLT	Branch if	Less Than Ø	ØØ24ØØ+xxx	-	-	-	-
BGT	Branch if Than Ø	Greater	ØØ3ØØØ+xxx	-	-	-	-
BLE	Branch if or Equal		ØØ34ØØ+xxx	-	-	-	-

# 3.3.2.6 Subroutine Call




Figure 3-27 Subroutine Call Format

6

\$

MNEMONIC	INSTRUCTION	OPERATION CODE		iti Z	_	CODES C
JSR	Jump to SubRoutine	øø4RDD	-	-	-	-

# 3.3.2.7 Subroutine Return




Figure 3-28 Subroutine Return Format

MNEMONIC	INSTRUCTION	OPERATION CODE	CONDITION CODES	
			NZVC	
rts	ReTurn from Subroutine	øøø2ør		

#### 3.3.3 A Word About Bytes

You have already learned (and of course retained!) some important facts about PDP-11 memory organization and addressing:

- 1. Memory is both byte and word addressable; each (16 bit) word is comprised of two (8 bit) bytes. (Refer to Figure 3-4)
- 2. Bit 15 is the Most Significant Bit and sign bit for both the word and the high (odd) byte; bit 7 is the Most Significant Bit and sign bit for the low (even) byte. (Refer to Figure 3-3)

The instruction set, then, must have the capability of dealing with both word and byte operands.

We will for the most part restrict ourselves in this book to working with words, and therefore word instructions, but it is important to remember that the PDP-11 instruction set includes a full compliment of instructions which manipulate byte operands. A good general performance guide is this: <u>Byte\_instructions op-</u> <u>erate upon byte operands in the same way that word\_instructions</u> operate upon word operands.

In the lists of instructions on the previous pages, you noted that those instructions used to handle both byte and word operands were presented in the following manner:

#### MNEMONIC OPERATION CODE

#### OPR(B) INNNNN

The purpose was to indicate that both the mnemonic (symbolic) code and the octal (or binary) operational code differ to specify either the byte or the word operation.

As illustrated by the comparative examples below, the coding procedure is as follows:

> To specify a word operation, do not append the B to the mnemonic code; use a zero  $(\emptyset)$  as the MSB of the operation code

To specify a byte operation, do append the B to the mnemonic code; use a one (1) as the MSB of the operation code

Example: Clear Register Ø

Location 1000 contains the instruction code for CLR RØ

øøløøø Øø5øøø

Before Execution:

۶

111111 RØ

After Execution:

rø øøøøøø

Example: Clear the low byte of Register Ø

Location  $1\emptyset\emptyset\emptyset$  contains the instruction code for CLRB RØ

ØØ1ØØØ 1Ø5ØØØ

Before Execution:

RØ 111111

After Execution:

RØ 111ØØØ

### 3.3.4 Condition Code Operate Group

You will recall that the four least significant bits of the **Processor** Status Word are referred to as the <u>condition</u> code bits.

A

8

15	8	7	6	5	4	.3	2	1	ø
unused in basic	11	pri	lor	it	уT	N	z	v	с

Figure 3-29 Processor Status Word

As was shown in the instruction lists presented earlier, these bits may be <u>implicitly modified</u> by instruction execution

N = 1	l if	the result	was Nega	tive
<b>Z</b> = 3	l if	the result	was Zero	
<b>V</b> = 3	l if	arithmetic	oVerflow	resulted

C = 1 if a Carry from the MSB position resulted and will therefore in these cases reflect the result of the previously executed instruction. The information provided by these bits can then be used by other instructions (i.e., Branches) in the program.

These condition code bits may also be <u>explicitly modified</u> by means of the Condition Code Operate instructions. These instructions are commonly used to make sure that certain bit(s) are set (or cleared) before a given programming sequence is begun.




Figure 3-3Ø Condition Code Operate Instruction

Description: Set or Clear condition code bit(s)

- The bit 4 position specifies whether the Condition Code Operate Instruction is a Clear (bit  $4 = \emptyset$ ) or a Set (bit 4 = 1)
- Bit positions  $\emptyset$ -3 of the Condition Code Operate Instruction (corresponding to the positions of the condition code bits in the Processor Status Word) specify whether or not these bits are to receive the action of the instruction ( $\emptyset$  = no) (1 = yes)
- Be aware that many possible combinations (other than CCC or SCC) may be selected for use (i.e.,  $\emptyset\emptyset\emptyset243$  Clears both C and V)

Condition Codes: All are explicitly Cleared or Set

Examples:	MNEMONIC	INSTRUCTION	OPERATION CODE
	CLC	CLear C	ØØØ241
	SEC	SEt C	ØØØ261
	CLV	CLear V	ØØØ242
	SEV	SEt V	ØØØ262
	CLZ	CLear Z	ØØØ244
	SEZ	SEt Z	ØØØ264
	CLN	CLear N	ØØØ25Ø
	Sen	SEt N	ØØØ27Ø
	CCC	CLear all	ØØØ257
	SEC	SEt all	ØØØ277

# 3.3.5 General/Arithmetic

## 3.3.5.1 Introduction

The group of single and double operand instructions which follows has been termed General/Arithmetic because each instruction could, depending upon a given usage, be listed in either category.

8

3.3.5.2 CLEAR

\$

CLeaR DeSTination

#### ∎øø5øDD

15	14	13	12	11	1ø	9	8	7	6	5	4	3	2	1	ø
Ø	ø	ø	ø	1	ø	1	ø	ø	ø			đ	st	1	

#### Figure 3-31 Clear Instruction

Replaces the content of the destination Description: location with zeroes

Condition Codes:	N	Cleared
	Z	Set
	V	Cleared
	С	Cleared

Example: Clear location 1000

Locations  $5\emptyset\emptyset$  and  $5\emptyset2$  contain the code for <u>CLR @#1000</u>

Before Execution: After Execution:

øø1øøø 123456

øøløøø øøøøøø

3.3.5.3 MOVE

MOVe SouRCe, DeSTination

15	14	13	12	11	1ø	9	8	7	6	. 5	4	3	2	1	ø
Ø	ø	т <u></u> а	7		1 1						1	l Ac	+	•	
	P	<u> </u>	<u> </u>	<u> </u>	<u> </u>	0	<u>1</u>	<u> </u>	1	<u> </u>	I	L	Ľ	1	



Description: Moves (a copy of) the source operand to the destination location. The content of the source location is not affected; the original content of the destination location is lost (replaced by the copy of the source operand)

Condition Codes: N

Set if source operand less than zero; Cleared otherwise


- Z Set if source operand is equal to zero; Cleared otherwise
- V Cleared
- C Not affected

Example: Move the value 123456 to Register 3

Locations  $5\emptyset\emptyset\emptyset$  and  $5\emptyset\emptyset2$  contain the code for <u>MOV #123456,R3</u>

	(Internet and Internet and Inte
ddeddd	[ สา าวสว]
ØØ5ØØØ	Ø127Ø3
dardaa	100456
øø5øø2	123456
<i></i>	

After Execution:



Before	Execution:					
R3	Ø1Ø1Ø1					
<b>øø</b> 5øø2	123456					

**1**SSDD

ŧ,

۵

9

3.3.5.4 TEST

\*

TeST DesTination						: *				<b>2</b> ø571	סס
15 14 13 12 11 ØØØØ1		9	8	7	6	5	4	3	2	1	ø
	ø		1		1		L	de 	st [	<b></b>	
	Figur	e 3-:	33 I	est :	Instr	ructi	on				
Description:	Tests (Spe						stina and		-		
	The c	onte	nt of	the	dest	inat	ion :	is no	ot af	fect	ed
Condition Codes:	z s v c	Clea: et i:	red c f the ero; ed	ther des	wise	tion	opera vise				0;
Example:	Test	the (	conte	ent o	f Rec	giste	er 5				
	Locat for	ion TST		onta	ins t	the c	ode				
		ł	ØØØ72	iø Ø	ø57ø5	5					
Before Execution:							A			utio	n:
R5 <u>177777</u>								R5		777	
NZVC Ø1Ø1							N 1	z ø	v c ø g	-	


3.3.5.5 COMPARE

**2**2SSDD ComPare SouRCe, DeSTination 15 14 13 12 11 1ø 8 7 6 5 3 °9 2 1 4 ø Ø 1 ø dst SIC Figure 3-34 Compare Instruction Description: Compares the source and destination operands by subtraction (source - destination) Neither operand is affected Condition Codes: Set if the result is less than zero; N Cleared otherwise Z Set if the result is equal to zero; Cleared otherwise V Set if there was arithmetic overflow (operands of opposite signs; sign of the result same as sign of the destination); Cleared otherwise C Set if there was no carry from the MSB position of the result; Cleared otherwise Example: Compare the contents of Register 2 and Register 3 Location 500 contains the code for CMP R2,R3 ØØØ5ØØ Ø2Ø2Ø3 Before Execution After Execution: **R2** ØØØØØ5 R2 ØØØØØ5 17776Ø R3 R3 17776Ø N 1 С C 1 Z N Z Ø 1 Ø 1 ø 1

3.3.5.6 SWAP BYTES

SWAp Bytes DeSTination

15 14 13 12 11 1ø 9 8 7 6 **5**· 3 2 1 ø ø 1 1 ø ø ø ø ø Ø dșt ø Figure 3-35 Swap Bytes Instruction Exchanges the high order byte and low order byte Description: of the destination word Set if MSB of low order byte (bit 7) of the Condition Codes: N result is set; Cleared otherwise Set if low order byte of the result is equal Z to zero; Cleared otherwise V Cleared C Cleared Swap the high order and low order bytes of R4 Example: Location 2000 contains the code for SWAB R4 ØØ2ØØØ ØØØ3Ø4 After Execution: Before Execution: R4 Ø27247 R4 123456



ØØØ3DD

đ


3.3.5.7 ROTATE RIGHT

ROtate Right DesTination

14 13 12 11 1ø 9 8 7 6 5 . 3 2 1 15 4 Ø dst 1 Ø ø 1 ø ø Ø Ø ø



**Description:** Rotates all bits of the destination word one place to the right. The content of the C bit of the Processor Status Word is rotated into the bit 15 position, and the content of bit  $\emptyset$  is rotated into the C bit position



A "17 bit connected serial shift" one position to the right which facilitates sequential bit testing and detailed bit manipulation.

Condition Codes: N Set if the high order bit of the result is set (result less than zero); Cleared otherwise Z Set if all bits of the result are zeroes;

- Z Set if all bits of the result are zeroes; Cleared otherwise
- V Loaded with the Exclusive OR of the N bit and C bit (as set by the completion of the Rotate instruction)
- C Loaded with the low order bit of the destination
- Example: Rotate Right the content of Register Ø

Location  $1\emptyset\emptyset\emptyset$  contains the code for ROR RØ

øøløøø øø6øøø

Before Execution:

RØ 123456

C bit Ø

After Execution: RØ Ø51627 9

C bit Ø

∎ø6ødd

3.3.5.8 ROTATE LEFT


ROtate Left DesTination

∎ø61DD

	15	14	13	12	11	1ø	9	8	7	6	5	4	3	2	1	ø
ļ	Ø/1	ø	ø	ø	1		ø	ø	ø	1		I	de 1	t	I 1	

Figure	3-37	Rotate	Left	Instruction
--------	------	--------	------	-------------

**Description:** Rotates all bits of the destination word one place to the left. The content of the C bit of the Processor Status Word is rotated into the bit Ø position, and the content of bit 15 is rotated into the C bit position



A "17 bit connected serial shift" one position to the left which facilitates sequential bit testing and detailed bit manipulation.

Condition Codes:

N

Set if the high order bit of the result is set (result less than zero); Cleared otherwise

- Z Set if all bits of the result are zeroes; Cleared otherwise
- V Loaded with the Exclusive OR of the N bit and C bit (as set by the completion of the Rotate instruction)
- C Loaded with the high order bit of the destination

Example: Rotate Left the content of Register Ø

Location  $1\emptyset\emptyset\emptyset$  contains the code for ROL RØ

øøløøø øø6løø

Before Execution:

RØ 123456

C bit Ø

After Execution:


RØ Ø47134

C bit 1


3.3.5.9 ARITHMETIC SHIFT RIGHT

Arithmetic Shift Right DesTination

15					1ø	9	8			5	4	3	2	1	ø
8/1	ø	ø	ø	1	1	ø	ø	1	ø	1		đ	1 3t 1	l	



**Description:** Shifts all bits of the destination location one place to the right. The present content of the C bit is lost as the content of the bit Ø position is shifted in and bit 15 is replicated (to maintain the sign)



The ASR instruction performs signed division by two on the content of the destination location.

Condition Codes:

- N Set if the high order bit of the result is set (result less than zero); Cleared otherwise
- Z Set if all bits of the destination are zeroes; Cleared otherwise
- V Loaded with the Exclusive OR of the N bit and C bit (as set by the completion of the Shift instruction)
- C Loaded with the low order bit of the destination
- Example: Arithmetic Shift Right the content of Register  $\emptyset$

Location  $1\emptyset\emptyset\emptyset$  contains the code for <u>ASR R</u> $\emptyset$ 

**øøløøø** Øø62øø

Before Execution: RØ 123456

C bit Ø

After Execution: RØ 151627 C bit Ø

∎ø62DD

3.3.5.10 ARITHMETIC SHIFT LEFT


Arithmetic Shift Left DeSTination

∎ø63DD

	15	14	13	12	11	1ø	9	8	7	6	5	4	3	2	1	ø
~	Ø 1	ø	ø	ø	1		ø	ø	1	1		,	de	t		



Description: Shifts all bits of the destination location one place to the left. The present content of the C bit is lost as the content of the bit 15 position is shifted in and the bit Ø position is (always) loaded with a zero



The ASL instruction performs signed multiplication by two (with overflow indication) on the content of the destination location.

Condition Codes:

N

- Set if the high order bit of the result is set (result less than zero); Cleared otherwise
- Z Set if all bits of the result are zeroes; Cleared otherwise
- V Loaded with the Exclusive OR of the N bit and C bit (as set by the completion of the Shift instruction)
- C Loaded with the high order bit of the destination

Example: Arithmetic Shift Left the content of Register  $\emptyset$ 


Location  $1\emptyset\emptyset\emptyset$  contains the code for <u>ASL RØ</u>

ØØ1ØØØ ØØ63ØØ

Before Execution:

RØ 123456

After Execution:



C bit 1

C bit Ø

3.3.5.11 ADD

ADD SouRCe, DeSTin	ation	Ø6SSDD
15 14 13 12 11 Ø 1 1 Ø	1ø 9 8 7 6 5	4 3 2 1 Ø dst
	Figure 3-40 Add Instructio	n
<b>Description:</b>	and stores the result in th	e destination location.
	The source operand is unaffe operand is lost (replaced b	y the result)
Condition Codes:	<ul> <li>N Set if the result is les Cleared otherwise</li> <li>Z Set if the result is equ Cleared otherwise</li> <li>V Set if there was arithme (operands of same sign; sign); Cleared otherwis</li> <li>C Set if there was a carry result; Cleared otherwis</li> </ul>	al to zero; tic overflow result of opposite e from the MSB of the
Example:	Add the content of Register of location 5000	3 to the content
	Locations 700 and 702 contain for <u>ADD R3,@#5000</u> 000700 <u>060337</u> 000702 <u>005000</u>	n the code
Before Execution:		After Execution:
R3 ØØØ123		R3 ØØØ123
<b>ØØ5ØØØ</b> ØØØ456		ØØ5ØØØ ØØØ6Ø1

1

8

۲

s

# 3.3.5.12 <u>SUBTRACT</u>

•

7

 $\mathbf{\tilde{\mathbf{X}}}$ 

SUBtract SouRCe, DeSTination

16SSDD

	15 14	13	12	11	1ø	9	8	7	6	5	4	3	2	1	ø
	1 1	1	ø		l	8	rc I	l L	1		e i e1	ds	st	• 1	
×	D		iptio Code	n: :	<pre>gure 3-41 Subtract Instruction Subtracts the source operand from the destination operand (destination - source) and stores the result in the destination location The source operand is unaffected; the destination operand is lost (replaced by the result) N Set if the result is less than zero; Cleared otherwise Z Set if the result is equal to zero; Cleared otherwise V Set if there was arithmetic overflow (operands of opposite signs; sign of result same as sign of source); Cleared otherwise C Set if there was no carry from the MSB</pre>										
	Befor		kampl ecuti	e:	Subti cont	posi ract tent SUB	tion the of l R3,@	of t conte ocati and	the r ent o .on 5 7ø2	esult f Req ØØØ conta	; Cl giste ain t	eared r 3 f	l oth From Sde	the	
		_	ØØ123	7							A		<b></b>		<b>50:</b>
<b>.</b>	øø5øø	البسیانیا مراجع		]			•	• •			ØØ	R3 5øøø	and the state of t	0123 0456	

3.3.5.13 INCREMENT

INCrement DesTination

∎ø52DD

5

8

٩.

۵

15 14 13 12 1 Ø Ø Ø Ø 1	T		8 ø	7	6 Ø	5	4	3 ds	2 t	1	ø			
Figure 3-42 Increment Instruction Description: Adds one to the content of the destination location														
Condition Codes:	to	han z zero; and w	·	7777	7;									
<b>Example:</b>	Loc	Increment the content of Register 5 Location 3000 contains the code for <u>INC R5</u> 003000 005205												
Before Execution R5 123456	8						<b>A</b> :	fter R5	Exect		11			

3.3.5.14 DECREMENT

**DECrement** DeSTination

₿ǿ53DD

15 14 13 12 11 1ø 9 8 7 6 5 3 4 2 1 ø ø 1 1 ø 1 Ø Ø Ø 1 dst

Figure 3-43 Decrement Instruction

Description: Subtracts one from the content of the destination location

Condition Codes: N Set if the result is less than zero; Cleared otherwise

- Z Set if the result is equal to zero; Cleared otherwise
- V Set if the destination operand was 10000; Cleared otherwise
- C Not affected

Example: Decrement the content of Register 5

Location  $3\emptyset\emptyset\emptyset$  contains the code for <u>DEC</u>R5

ØØ3ØØØ ØØ53Ø5

Before Execution:

After Execution:

R5 123456

R5 123457

3.3.5.15 COMPLEMENT

COMplement DeSTination

∎ø51DD

. R

15 14 13 12 11	1ø 9	8	7	6	5	4	3	2	1	ø	ŧ			
	Ø 1	ø	ø	1			đ	st						
Figure 3-44 Complement Instruction Description: Replaces the content of the destination location with its one's complement														
Condition Codes: N Set if the MSB of the result is set; Cleared otherwise Z Set if the result is equal to zero; Cleared otherwise V Cleared C Set														
Example: Complement the content of Register 5														
Location $3\emptyset\emptyset\emptyset$ contains the code for <u>COM R5</u>														
	Ø	азøøø	ØØ	51Ø5							÷.			
Before Execution:						A	fter	Exec	ution		5			
R5 123456							R5	Ø54	321		۵			

3.3.5.16 NEGATE

Ø54DD NEGate DeSTination 12 11 1ø 9 8 7 6 5 4 3 2 1 13 ø 15 14 ø 1 ø 1 1 ø ø dšt ø Ø Figure 3-45 Negate Instruction Description: Replaces the content of the destination location with its two's complement Condition Codes: Set if the result is less than zero; N Cleared otherwise Z Set if the result is equal to zero; Cleared otherwise V Set if the result is  $l \emptyset \emptyset \emptyset \emptyset \emptyset;$ Cleared otherwise Example: Two's complement the content of Register 5 Location  $3\emptyset\emptyset\emptyset$  contains the code for NEG R5 ØØ3ØØØ ØØ54Ø5 Before Execution: After Execution: 123456 R5 R5 Ø54322

:

# 3.3.6 Logical

## 3.3.6.1 Introduction

The group of double operand instructions which follows has been termed Logical because the instructions are based on the logic operations discussed earlier (Section 2.5).

÷

4

4

Ś

These instructions permit operations on data at the bit level.

3.3.6.2 BIT TEST

•

⊅.

BIt Test SouRCe, DeSTination

**3**SSDD

17756ø Øøøøøø

N Z V C Ø 1 Ø Ø

15 14	1	3 1:	2 11	lø	9	8	7	6	5	4	3	2	1	ø
81 9	, :	1 1			SI	C					d	Bt I	6 l	
Figure 3-46 Bit Test Instruction Description: Performs a Logical AND operation between the source and destination operands Neither operand is affected This instruction is commonly used for <u>status</u> <u>checking</u> ; to determine whether or not certain bit(s) are set (cleared) in a specified word														
Con	diti	on Co	des :	N Set if the MSB of the result is set; Cleared otherwise Z Set if the result is equal to zero; Cleared otherwise V Cleared C Not affected										
		Exar	nple:	Inp inf Loca	ø	vice ion 5ØØ #2ØØ	; bit is co Ø, 59 ,@#1 Ø Ø 2 Ø	z 7 i omple ØØ2,	s set te. and f	t whe Chec	en a ck th	trans is "d	fer lone	of bit."
Bef	ore	Exect	ution:							A	fter	Exec	utio	n:
øøs	øø2	ØØØ:	2ØØ							øg	ð5øø2	ØØØ	12ØØ	

•

17756ø Øøøøøø

NZVC 11ØØ 3.3.6.3 BIT CLEAR

BIt Clear SouRCe, DeSTination

15	14	13	12	11	1ø	9	8	7 :	6	5	4	3	2	1	ø
8/1	1	ø	ø	I	I	sro		1		ľ	1	da da	t		
				1	1	1		[		ſ	1	[	-	<u></u>	



**Description:** Clears each bit in the destination operand which corresponds to a set bit in the source operand

The source operand is unaffected. The original destination operand is lost (receives the action of the instruction); replaced by the result

This instruction is commonly used for a function called Masking (getting rid of unwanted bits) or Extracting (saving wanted bits)

Condition Codes: N Set if the MSB of the result is set; Cleared otherwise Z Set if the result is equal to zero;

- Cleared otherwise
- V Cleared
- C Not affected

Example: Extract the two Least Significant Digits of the content of location 1000 for future action

Locations  $6\emptyset\emptyset\emptyset$ ,  $6\emptyset\emptyset2$ , and  $6\emptyset\emptyset4$  contain the code for BIC  $\#1777\emptyset\emptyset$ ,  $@\#1\emptyset\emptyset\emptyset$ 

øø6øøø	Ø42737
øø6øø2	1777ØØ
øø6øø4	ØØ1ØØØ

A	fte	r E	xecution:
ØØ	i6øø	2	1777øø
øø	1øø	ø[	ØØØØ56
N Ø	Z Ø	V Ø	С Ø

Be	for	еE	xecuti	on:
øø	6ØØ	2	1777øø	]
øø	1øø	ø [	123456	]
N	Z	V Ø	C	

**4**4SSDD

.

ð

s.

3.3.6.4 BIT SET

BIt Set SouRCe, DeSTination

**E**5SSDD

15 14	13	12	11	1ø	9	8	7	6	5	4	3	2	1	ø
	ø	1		) ).	S	rc					đ	st	1	

Figure 3-48 Bit Set Instruction

Performs an Inclusive OR operation between the Description: source and destination operands

> The source operand is unaffected. The original destination operand is lost (receives the action of the instruction); replaced by the result

This instruction is commonly used when it is desired to set certain bit(s) within a given word without affecting the other bits

Condition Codes:

- Set if the MSB of the result is set; N Cleared otherwise
  - Z Set if the result is equal to zero; Cleared otherwise
  - Cleared V
  - C Not affected

Location 17756Ø contains the status word for an Example: Input Device; setting bit 6 enables the Program Interrupt Facility. Do this.

> Locations  $7\emptyset\emptyset\emptyset$ ,  $7\emptyset\emptyset2$ , and  $7\emptyset\emptyset4$  contain the code for BIS #100,@#177560

øø7øøø	Ø52737
ØØ7ØØ2	ØØØ1ØØ
	17756Ø

Before Execution:	After Execution:
ØØ7ØØ2 ØØØ1ØØ	ØØ7ØØ2 ØØØ1ØØ
17756Ø ØØØØØØ	17756ø Øøøløø
NZVC 11ØØ	NZVC ØØØØ

# 3.3.7 Program Control

# 3.3.7.1 Introduction

The group of instructions which follows has been termed Program Control because these instructions <u>control the flow of</u> <u>the program</u>. Typically, such instructions cause a change from one sequence of instructions to another.

•

4

Ð

3.3.7.2 JUMP

ø

JuMP DeSTination

ØØØ1DD

15	14	13	12	11	1ø	9	8	7	6	5	4	3	2	1	ø
ø	ø	ø	ø	ø	ø	ø	ø	ø	1			ds	t	1	
L												<b></b>		1	



Description: Transfers program control to any location in memory (destination address calculated and loaded into the Program Counter)

Condition Codes:	N	Not affected
	Z	Not affected
	V	Not affected
	С	Not affected

Example: Transfer program control to location LOOP (arbitrarily defined as location 1000)

Locations  $5\emptyset\emptyset$  and  $5\emptyset2$  contain the code for <u>JMP LOOP</u>

øøø5øø	ØØØ167
ØØØ5Ø2	ØØØ274

Before Execution:

After Execution:

PC ØØ1ØØØ

PC ØØØ5ØØ

#### BRANCH INSTRUCTIONS

15	14	13	12	11	1ø	9	8	7	6	5	4	3	2	1	ø
			1					SB	м	A G	N	I	r u	D	E
	0 P 1	ERA	TI	ON	СО	DE		•		C	FF	SĖ	T		

**OPERATION** 

Unconditional Branch

Transfer program control to the location defined by the offset

Conditional Branches

Check the appropriate Condition Code bit(s)

-If the condition(s) met, transfer program control to the location defined by the offset

۵

э

-If the condition(s) not met, pass control to the next sequential location

#### OFFSET

The offset is a signed (two's complement) displacement to the PC within the low order 8 bits of every branch instruction

It specifies the number of words from the updated PC to the desired location

#### CALCULATION

The PC expresses a <u>byte address</u>. Because the offset is expressed in words, it is first converted to bytes and then added to the PC to effect the transfer

The algorithms used are:

 $LOC=(OFFSET \times 2) + UPDATED PC OFFSET=(LOC - UPDATED PC)/2$ 

#### RANGE

The range of any branch instruction is limited by the offset (forward 177<sub>8</sub> words; backward 200<sub>8</sub> words), but advantages are that: (1) All branch instructions (except for BRANCH) are <u>conditional</u>, and (2) The instruction itself will always require only one word (versus the usual two for the Jump instruction)

RANGE	OFFSET
(WORDS)	(LOW 8 BITS)
-2ØØ	2øø
<b>:</b> _2	376
-1	377
ø	øøø
+1	øøl
+2	ØØ2
	•
+177	177

3.3.7.3 BRANCH

•

(

÷

٦

BRanch (to) loc

øøø4xxx

15 1	4 13	12	11	1ø	9	8	7	6	5	4	3	2	1	ø
ø	ø	ø	ø	ø	ø	1		0	F	F	S	Ē	T	
			21	lgure	3-5)	ø Br	anch	Inst	ruct	ion				
	Descr	iptio	n: 1					contr ned h				onall	y to.	
(See next page for general operational information)														
Cond	litior	Code		Not a	ffec	ted								
	F	<b>xa</b> mpl	.ei ?					ontro .ned a					P	
			]		ion <u>BR</u>		conta	ins 1	the c	:ode	fo			
					ø	øø5 <u>ø</u> j	ø øe	Ø537	*					
Bef	ore Ex	cecuti	oni							λ	fter	Exec	cutic	n:
	PC	øøø5øø	5								PC	ØØI	løøø	
					_									

OS=(LOC-UPC)/2 OS=(1ØØØ8-5Ø28)/2 OS=2768/2
$OS_{=}(1000_{8}-502_{8})/2$
$OS = 276_8/2$
0S=1378

#### 3.3.7.4 BRANCH IF EQUAL ZERO

Branch if Equal zero (to) loc

ØØ14xxx

ø

15	14	13	12	11	1ø	9	8	7	6	5	4	3	2	1	ø
ø				ø	-			-	-		-	S	•	•	- 6

Figure 3-51 Branch if Equal Instruction

Description: Transfers program control to the location defined by the offset <u>IF</u> the condition (Z bit set) is met. If the condition is not met, control passes to the next sequential location

#### Condition Codes: Not affected

Example: Compare the contents of Register 1 and Register 2. Branch to location SAME (arbitrarily 1050) if the contents are equal

> Locations 1000 and 1002 contain the code for  $\frac{CMP Rl, R2}{BEQ SAME}$

øøløøø	Ø2Ø1Ø2	
øøløø2	ØØ1422	*

Before Execution:

Rl	øøø5øø
R2	øøø5øø
PC	ØØ1ØØØ

Rl	ØØØ5ØØ
R2	ØØØ5ØØ
PC	ØØ1Ø5Ø

OS=(LOC-UPC)/2OS=(10508-10048)/2 $0S = 44_8/2$ 0S=228

#### 3.3.7.5 BRANCH IF NOT EQUAL ZERO

Branch if Not Equal zero (to) loc

ØØlØxxx

15	14	13	12	11	1ø	9	8	7	6	5	4	3	2	1.	ø
ø	ø	ø	ø	ø	ø	1	ø		0	F	F	S	E	, T	

Figure 3-52 Branch if Not Equal Instruction

Description: Transfers program control to the location defined by the offset IF the condition (Z bit clear) is met. If the condition is not met, control passes to the next sequential location

#### Condition Codes: Not affected

Example: Compare the contents of Register 1 and Register 2. Branch to location DIFF (arbitrarily 1050) if the contents are not equal

> Locations 1000 and 1002 contain the code for <u>CMP R1,R2</u> BNE DIFF

øøløøø	ø2ø1ø2	
ØØ1ØØ2	ØØ1Ø22	*


#### Before Execution:

Rl	ØØØ5ØØ
R2	ØØØ5ØØ

PC ØØ1ØØØ

After	Execu	tion:
-------	-------	-------

- - · ·



*	OS=(LOC-UPC)/2
	OS=(LOC-UPC)/2 OS=(10508-10048)/2
	OS=448/2
	OS=228

#### 3.3.7.6 BRANCH IF PLUS

Branch if PLus (to) loc

1øøøxxx

ø

<u>ل</u>

ð

								 			2	 
1	ø	ø	ø	ø	ø	ø	ø	0.	F	I S	E	

Figure 3-53 Branch if Plus Instruction

Description: Transfers program control to the location defined by the offset <u>IF</u> the condition (N bit clear) is met. If the condition is not met, control passes to the next sequential location

#### Condition Codes: Not affected

Example: Test the content of Register 4; branch to location POS (arbitrarily  $2\emptyset 2\emptyset$ ) if the content is positive  $\longrightarrow$ 

> Locations  $2\emptyset\emptyset\emptyset$  and  $2\emptyset\emptyset4$  contain the code for  $\frac{\text{TST R4}}{\text{BPL POS}}$

øø2øøø	ØØ57Ø4	
ØØ2ØØ2	1øøøø6	*

Before Execution:

R4	111111
PC	ØØ2¢ØØ

#### After Execution:

R4	111111
PC	ØØ2ØØ4

4	OS=(LOC-UPC)/2
	$OS=(2\emptyset 2\emptyset g-2\emptyset \emptyset 4_8)/2$
	OS=148/2
	OS=68

#### 3.3.7.7 BRANCH IF MINUS

Branch if MInus (to) loc

1004xx

15 14		 										•
1 ø	ø	ø	ø	Ø	ø	1		I F	, s	E	, T	T

Figure 3-54 Branch if Minus Instruction

Description: Transfers program control to the location defined by the offset <u>IF</u> the condition (N bit set) is met. If the condition is not met, control passes to the next sequential location

#### Condition Codes: Not affected

Example: Test the content of Register 4; branch to location NEG (arbitrarily 2020) if the content is negative

Locations  $2\emptyset\emptyset\emptyset$  and  $2\emptyset\emptyset4$  contain the code for  $\frac{\text{TST R4}}{\text{BMI NEG}}$ 

øø2øøø	ØØ57Ø4	
ØØ2ØØ2	100406	*

Before Execution:

R4	111111
PC	øø2øøø

. 2

After	Execu	tion:
-------	-------	-------

R4	111111
PC	ØØ2Ø2Ø

*	OS=(LOC-UPC)/2 OS=(20208-20048)/2
	05=148/2
	0S=68

# 3.3.7.8 BRANCH IF CARRY CLEAR

Branch if Carry Clear (to) loc

1ø3øxxx

1	.5	14	13	12	11	1ø	9	8	7	6	5	4	3	2	1	ø	
	1	ø	ø	ø	ø	1	1	ø		0	F	F	S	E	Ţ		_
				Figu	re 3-	-55	Branc	ch if	Car	ry C	lear	Inst	ruct:	ion			ŀ
		D	escr	iptio	2011	by met	the c	offse the	t <u>IF</u> cor	the ditio	cond on is	litio	n (C met	bit	clear	efine r) is pass	
	C	ondi	tion	Code	99 :	Not	affec	ted									
	·		E	xamp]	le:	the	n che	eck t	0 86	e if	a ca	irry :	resu	Regi lted. trari	If	ther	2
							ADD		R4	542	cont	ain (	the d	code			·
								ØØØ5 ØØØ5		ø6ø3) 1ø33							
	B	efor	e Ex	ecuti	lon:							1	Aftei	Exe	cutio	נמכ	
		R	3 Ø	76543	9								R	Ø7	6543		
		R	4 1	23456								• .	R4	Ø2	2221		
		P	c Ø	ØØ549	Ø								PC	ØØ	Ø544		
							OS OS OS		ø <sub>8</sub> -5 <sub>8</sub> /2	C)/2 44 <sub>8</sub> )/	/2						<i>.</i>

\$

÷

ŝ

#### 3.3.7.9 BRANCH IF CARRY SET

Branch if Carry Set (to) loc

1Ø34xxx

-					•					4				•
1	ø	ø	ø	ø	1	1	1		I I	F	S	E	, T	

Figure 3-56 Branch if Carry Set Instruction

Description: Transfers program control to the location defined by the offset <u>IF</u> the condition (C bit set) is met. If the condition is not met, control passes to the next sequential location

#### Condition Codes: Not affected

Example: Add the contents of Register 3 and Register 4, then check to see if a carry resulted. If there was a carry, branch to CYES (arbitrarily 500)

> Locations 54Ø and 542 contain the code for <u>ADD R3,R4</u> BCS CYES

ØØØ54Ø	Ø6Ø3Ø4
ØØØ542	1ø3556*

Before Execution:

R3	Ø76543
R4	123456
PC	øøø54ø

Ø

After 3	Execut	tion:
---------	--------	-------

R3	Ø76543
R4	ø22221

PC ØØØ5ØØ

*	OS=(LOC-UPC)/2
	OS=(LOC-UPC)/2 OS=(5008-5448)/2
	0S = -44g/2
	OS=-228
	<b>OS=356</b> 8

# 3.3.7.10 BRANCH IF OVERFLOW CLEAR

Branch if Overflow Clear (to) loc

11 1ø 9 8 7 5 3 2 1 Ø 15 14 13 12 6 4 ø ø F S Т ø ø ø 1 0 F Е 1 ø Figure 3-57 Branch if Overflow Clear Instruction Transfers program control to the location defined Description: by the offset IF the condition (V bit clear) is met. If the condition is not met, control passes to the next sequential location Condition Codes: Not affected Rotate right the content of Register 3, and branch Example: to location OK (arbitrarily  $5\emptyset 3\emptyset$ ) if there was no arithmetic overflow

> Locations  $5\emptyset\emptyset\emptyset$  and  $5\emptyset\emptyset2$  contain the code for ROR R3 BVC OK

øø5øøø	ØØ6ØØ3	
ØØ5ØØ2	1ø2ø12	*

Before Execution:

#### C bit Ø

R3	Ø12345
PC	ØØ5ØØØ

OS=(LOC-UPC)/2	
os=(5ø3ø <sub>8</sub> -5øø4 <sub>8</sub> )/2	
OS=248/2	
0S=128	

After Execution:

C bit 1

R3	ØØ5162
PC	ØØ5ØØ4

2

1ø2øxxx

3.3.7.11 BRANCH IF OVERFLOW SET

Branch if oVerflow Set (to) loc

1ø24xxx

			12		 	8	 						ø
1	ø	ø	ø	ø	ø	- 1		F	F	s	E	T	1



Description: Transfers program control to the location defined by the offset IF the condition (V bit set) is met. If the condition is not met, control passes to the next sequential location

- Condition Codes: Not affected
  - Example: Rotate right the content of Register 3, and branch location RESTOR (arbitrarily 5Ø3Ø) if there was arithmetic overflow
    - Locations  $5\emptyset\emptyset\emptyset$  and  $5\emptyset\emptyset2$  contain the code for <u>ROR R3</u> BVS RESTOR

<b>øø</b> 5øøø	ØØ6ØØ3	
ØØ5ØØ2	102412	*

Before Execution:

C bit Ø

R3	Ø12345
PC	ØØ5ØØØ

After	Execution:
-------	------------

C bit 1

R3	ØØ5162
PC	ØØ5Ø3Ø

*	OS=(LOC-UPC)/2
	OS = (50308 - 50048)/2
	OS=248/2
	OS=128

3

# 

# 

 $r_{\rm eq} = 2.2$ 

. 

.

#### APPENDIX A

Answers to selected exercises Chapter 2 2.6.1 1. ØØI 1ØØ 1ØØ 2. Ø11 1Ø1 Ø11 2.6.2 1. 1ø2 2. 54 2.6.3 1. 11ø4 2. 175ø 2.6.4 1. 482 2. 512 2.6.5 1. ØØ1234 2. ØØØ576 2.6.6 1. ØØØ ØØØ ØØØ 111 Ø11 11Ø 2. ØØØ ØØØ 1Ø1 Ø1Ø Ø1Ø 1ØØ 2.6.7 1. øøø øøl øll 1øl ølø 111 2. øøø øøl ølø 1øl 1øø øll 2.6.8 1. ØØØ ØØØ ØØØ Ø1Ø 11Ø Ø11 2. ØØØ ØØØ ØØØ Ø1Ø 11Ø 2.6.9 1. 237773 2. Ø15552 2.6.1Ø 1. ØØ1345 2. ØØØ445 2.6.11 1. ØØØ ØØØ ØlØ ØØØ lØØ lØØ 2.6.12 1. Ø11 Ø11 111 1Ø1 111 111 2.6.13

1. ØØI 111 ØØI ØII ØØI 111

•

4

•

୧

#### APPENDIX B

Answers to selected exercises

# 3.2.4.1 General Register Addressing Modes

C

t

-

SYMBOLIC CODE	OCTAL CODE	SOURCE EFFECTIVE ADDRESS	DESTINATION EFFECTIVE ADDRESS	(R2)
MOV R1,R2	Ø1Ø1Ø2	R1	R2.	1000
MOV R1,(R2)	¢10112	RI	2,000	2000
MOV R1,(R2)+	Ø1\$122	RL	2040	2002
MOV Rl,-(R2)	Ø1Ø142	RI	1776	1776
MOV R1,1ØØ(R2)	010162 070100	RI	2.100	2000
MOV Rl,@1ØØ(R2)	010172	R1	4000	2000
MOV_R1,@-(R2)	Ø1\$152	RI	5000	1776
MOV R1,@(R2)+	21\$132	R1	6000	2002

# 3.2.4.2 Program Counter Register Addressing Modes

SYMBOLIC CODE	OCTAL CODE	Source Effective address	DESTINATION EFFECTIVE ADDRESS	(RØ)
MOV #123456,RØ	012700	502	RØ	123456
MOV ##123456,RØ	¢13700 123456	123456	RØ	3000
MOV 123456,RØ	122752	123456	RØ	3000
Mov @123456,Rø	017740 122752	ЗФФФ	RØ	300

•.

•

ż

Ś

.



. .

.

 A second state of the second stat •



DIGITAL EQUIPMENT CORPORATION, Maynard, Massachusetts, Telephone: (617) 897-5111 • ARIZONA, Phoenix • CALIFORNIA. Sunnyvale, Santa Ana, Los Angeles, San Diego and San Francisco (Mountain View) • COLORADO, Engelwood • CONNECTICUT, Meriden • DISTRICT OF COLUMBIA, Washington (Riverdale, Md.) • FLORIDA, Orlando • GEORGIA, Atlanta • ILLINOIS, Northbrook • INDIANA, Indianapolis • LOUISIANA, Metairie • MARYLAND, Riverdale • MASSACHUSETTS, Cambridge and Waltham • MICHIGAN, Ann Arbor and Detroit (Southfield) • MINNESOTA, Minneapolis • MISSOURI, Kansas City and Maryland Heights • NEW JERSEY, Fairfield, Metuchen and Princeton • NEW MEXICO, Albuquerque • NEW YORK, Huntington Station, Manhattan, New York, Syracuse and Rochester • NORTH CAROLINA, Durham/Chapel Hill • OHIO, Cleveland, Dayton and Euclid • OKLAHOMA, Tulsa • OREGON, Portland • PENNSYLVANIA, Bluebell, Paoli and Pittsburgh • TENNESSEE, Knoxville • TEXAS, Dallas and Houston • UTAH, Salt Lake City • WASHINGTON, Bellevue • WISCONSIN, Milwaukee • ARGENTINA, Buenos Aires • AUSTRALIA, Adelaide, Brisbane, Crows Nest, Melbourne, Norwood, Perth and Sydney • AUSTRIA, Vienna • BELGIUM, Brussels • BRAZIL, Rio de Janeiro, Sao Paulo and Porto Alegre 

CANADA, Alberta, Vancouver, British Columbia; Hamilton, Mississauga and Ottawa, Ontario; and Quebec • CHILE, Santiago • DENMARK, Copenhagen and Hellerup • FINLAND, Helsinki • FRANCE, Grenoble and Rungis • GERMANY, Cologne, Hannover, Frankfurt, Munich and Stuttgart • INDIA, Bombay • ISRAEL, Tel Aviv • ITALY, Milano • JAPAN, Osaka and Tokyo • MEXICO. Mexico City • NETHERLANDS. The Hague • NEW ZEALAND, Auckland • NORWAY, Oslo • PHILIPPINES, Manila • PUERTO RICO, Miramar and Santurce • REPUBLIC OF CHINA, Taiwan • SCOTLAND, West Lothian • SPAIN. Barcelona and Madrid • SWEDEN, Solna and Stockholm • SWITZERLAND, Geneva and Zurich • UNITED KINGDOM, Birmingham, Bristol, Edinburgh, London, Manchester, Reading and Warwickshire • VENEZUELA, Caracas